Skip to content

You are here: Home / Research and Professors / Research Groups / Integrated Circuits and Systems / QINE-Low Power Design, Test, Verification, and Fault Tolerance

QINE-Low Power Design, Test, Verification, and Fault Tolerance


research-group-qine.gifThe global goal of the Research Group is to advance in new design methodologies for electronic circuits and systems and increase their quality by assuring their correct functionality. The objectives of the research are centered in three domains. One of the objectives deals with the advancement of the design techniques for low power circuits and systems in nanometric CMOS technologies. In the domain of increasing functional quality the objective of the Group is to innovate in methods of Testing, Auto-test and signal integrity analysis of analog, digital and mixed-signal circuits. Finally, a third objective considers techniques to increase the functional quality by "fault tolerance" of faults escaping the methods of test of circuits and systems.



Escola Tècnica Superior d'Enginyers Industrials de Barcelona (ETSEIB)
Electronics Engineering Department
Av. Diagonal 647, P9 08028 Barcelona (Catalonia) SPAIN
Phone: +34 934 016 603
Coordinating Professors: Rosa Rodríguez
E-mail :