Resumen de Tesis Doctoral



ONI/NIE/Pasaporte	47161879B
Nombre y apellidos	Sergio Gómez Fernández
Título de la tesis	Regular Cell Design Approach Considering Lithography-Induced Process Variations
Unidad estructural	Departament Enginyeria Electrònica
Programa	Enginyeria Electrònica
Códigos UNESCO	220300 220307 330703 codéis verlos en http://doctorat.upc.edu/gestion-academica/carpeta-impresos/tesis-matricula-y-deposito/codigos-unesco)
(Minimo 1 y màximo 4, podéis verlos en latus/dectoat.upc-elatyesteina-academica/carpeta impresso/tesis-maticula y-deposito/codigos unesco) Resumen de la tesis de 4000 caracteres máximo (si se superan los 4000 se cortará automáticamente) The deployment delays for EUVL, forces IC design to confinue using 193mm wavelength lithography with innovative and costly techniques in order to faithfully print sub-wavelength features and combat lithography induced process variations. The effect of the lithography gap in current and upcoming technologies is to cause severe distortions due to optical diffraction in the printed patterns and thus degrading manufacturing yield. Therefore, a paradigm shift in layout design is mandatory towards more regular litho-friendly cell designs in order to improve line pattern resolution. However, it is still unclear the amount of layout regularity that can be introduced and how to measure the benefits and weaknesses of regular layouts. This dissertation is focused on searching the degree of layout regularity necessary to combat lithography variability and outperform the layout quality of a design. The main contributions that have been addressed to accomplish this objective are: (1) the definition of several layout design guidelines to mitigate lithography variability (2) he proposal of a parametric yield estimation model to evaluate the lithography impact on layout design; (3) the devolopment of a global Layout Quality Metric (LOM) including a Regularity Metric (RM) to capture the degree of layout regularity to outperform line-pattern resolution, referred as Adaptive Lithography Aware Regular Cell Designs (ALARCs). The first part of this thesis provides several regular layout design guidelines derived from lithography simulations so that several important lithography related variation sources are minimized. Moreover, a design level methodology, referred as gate biasing, is proposed to overcome systematic layout dependent variations, across-field variations and the non-rectilinear gate eff	
Barcelona	Fecha 23/07/2014

Firma