

# Resumen de Tesis Doctoral



UNIVERSITAT POLITÈCNICA DE CATALUNYA  
BARCELONATECH  
Escola de Doctorat

DNI/NIE/Pasaporte	Y1701647Y
Nombre y apellidos	Peyman Pouyan
Título de la tesis	Reliability-Aware Memory Design Using Advanced Reconfiguration Mechanisms
Unidad estructural	Department of Electronics Engineering
Programa	Electronics Engineering
Códigos UNESCO	<input type="text"/> <input type="text"/> <input type="text"/> <input type="text"/>

(Mínimo 1 y máximo 4, podéis verlos en <http://doctorat.upc.edu/gestion-academica/carpeta-impresos/tesis-matricula-y-deposito/codigos-unesco>)

Resumen de la tesis de 4000 caracteres máximo (si se superan los 4000 se cortará automáticamente)

Fast and complex data memory systems has become a necessity in modern computational units in today's integrated circuits. These memory systems are integrated in form of large embedded memory for data manipulation and storage. This goal has been achieved by the aggressive scaling of transistor dimensions to few nanometer (nm) sizes, though; such a progress comes with a drawback, making it critical to obtain high yields of the chips. Process variability, due to manufacturing imperfections, along with temporal aging, mainly induced by higher electric fields and temperature, are two of the more significant threats that can no longer be ignored in nano-scale embedded memory circuits, and can have high impact on their robustness.

Static Random Access Memory (SRAM) is one of the most used embedded memories; generally implemented with the smallest device dimensions and therefore its robustness can be highly important in nanometer domain design paradigm. Their reliable operation needs to be considered and achieved both in cell and also in architectural SRAM array design.

Recently, and with the approach to near/below 10nm design generations, novel non-FET devices such as Memristors are attracting high attention as a possible candidate to replace the conventional memory technologies. In spite of their favourable characteristics such as being low power and highly scalable, they also suffer with reliability challenges, such as process variability and endurance degradation, which needs to be mitigated at device and architectural level.

This thesis work tackles such problem of reliability concerns in memories by utilizing advanced reconfiguration techniques. In both SRAM arrays and Memristive crossbar memories novel reconfiguration strategies are considered and analyzed, which can extend the memory lifetime. These techniques include monitoring circuits to check the reliability status of the memory units, and architectural implementations in order to reconfigure the memory system to a more reliable configuration before a fail happens.

Lugar	Barcelona	Fecha	22-09-2015
-------	-----------	-------	------------

Firma

Peyman Pouyan