

BASIC INFO ON TIEG





11 PhD Prof.+ 3 Senior Prof + 3 PhD StudentsSGR 2014EMC en ClSGR 2014TIEG Power + EMC en Cl



Research Topics















FIGURES (last 5 years)

- ➢ 63 papers in JCR journals
- > 183 papers in international conferences
- 12 PhD Thesis
- 2 Books
- 5 Book Chapters
- > 5 Public funded projects
- > 8 Private funded projects
- 3 Patents



Facilities & Singular Equipment

















Advanced Wide Band Gap Semiconductor Devices for Rational Use of Energy (RUE)

WP3:Proof of concept

- EMI behaviour comparison of Si vs. SiC MOS Switches
- MMC and Matrix converters based on SiC

Group TIEG - UPC

J. Balcells, J. Zaragoza, 17 Marzo 2014





- Si devices are limited to operation at junction temperatures lower than 150°C to 200 °C.
- Si power devices are not suitable at very high frequencies.
- SiC and GaN offer the potential to overcome both the temperature, frequency and power management limitations of Si.
- SiC&GaN process technologies are more "mature"
- At present, SiC shows the best trade-off between properties and commercial maturity.





- Use of normally closed devices. Requires new topologies
- Need of new drivers and controllers







• Cascode is another alternative, but temperature advantages are lost if packed in a single package





TIEG Tasks in the concept proof





TIEG Group is involved in WP3 (Proof of Concept)

Activity of TIEG is concentrated on:

- EMI tests using different drivers and driver to MOS coupling circuits
- Comparative tests of SiC vs Si on MMC converters







- Comparison of EMI generated by a boost converter using SiC MOS FET (CMF20120) and Si Diode (STTH30R06CW), when using different driver/coupling circuits to drive MOS-FET gate.
- The basic driver circuit was an IXYS IXDN609SI
- Parameters changed were:
 - A. Gate negative bias voltage (tests with -2V and -5V)
 - B. Driver to Gate coupling series resistance: Different values tested: $R=(0 \Omega, 5 \Omega, 10 \Omega \text{ and } 15\Omega)$
 - C. Driver to Gate coupling series RC (parallel): Different values tested: R=15 Ω , C=(100 pF, 1 nF, 10 nF and 100 nF)
 - D. Driver to Gate coupling with different gate resistors for turnon and turn-off







Vin: 30 V ; Vout: 60 V ; Iout: 2 A ; fs: 100 kHz SiC MOS FET: CMF20120D Si Diode: STTH30R06CW



Different tests: Vgs driver IXYS IXDN609SI





۲gs

0

=





CREE MODELS VALIDATION: SIMULATION Effect of gate series resistor (Vgs=-2 to 20V)





Rg too low causes Vgs and Id oscillations at turn OFF

Rg too high increase turn ON and turn OFF delays

Optimum: Rg between 5 and 10 Ω

Rg = 0 Ω (blue trace), Rg = 5 Ω (red trace), Rg = 10 Ω (pink trace), Rg = 15 Ω (black trace) and Rg = 20 Ω (green trace). Vgs=-2 to 20V



CREE MODELS VALIDATION: MEASURED Effect of gate series resistor (Vgs=-2 to 20V)







Filtering the signals with a LP filter below 100MHz the signals are reasonably equal

Rg = 0 Ω (blue trace), Rg = 5 Ω (red trace), Rg = 10 Ω (pink trace), Rg = 15 Ω (black trace) and Rg = 20 Ω (green trace). Vgs=-2 to 20V





Filtering the signals of experimental test with a LP filter below 100MHz the simulated and measured signals are reasonably equal in time domain

CONCLUSION:

- Predictions in the conducted band, using PSpice models, will be good.
- Predictions in the radiated band shall not be good when using the model for the MOS-FET
- In the following, in order to evaluate coupling circuits we shall use simulation for time domain results but experimental results for conducted and radiated EMI



Example: Effect of gate series resistor on conducted EMI



Rg = 0 Ohm Rg = 5 Ohm

Rg = 10 OhmRg = 15 Ohm

10

90 80 70 CSD2009-00046 60 Level (dBuV) 50 40 30 **Consolider RUE** 20 10 0 10^{6} Frequency (Hz)

CONDUCTED EMISSION vs. Rgate

EMI reduction in the range of 5 to 20MHz (max 10dB μ V) for Rg between 15 Ω . Need to slow commutation



Consolider RUE CSD2009-00046

Example: Effect of gate series resistor on Radiated EMI

RADIATED EMISSION vs. Rgate

000 000 UPC



NO SIGNIFICANT REDUCTION IN THE RADIATED BAND





> Low Rg is desirable to reduce losses and EMI in conducted band (best option is a low value of Rg. About 5Ω)

> Vgs negative bias \rightarrow No significant changes observed for (-2 to 20V) and (-5 to 20V)

➢ In all cases SiC devices are faster than Si devices and driver circuits must be delayed in order to lower EMI. Trade off EMI and losses

Results presented in the Conference EMC Europe 2013, 1-4 Sept. Brugge

In boost converter the switch ON (di/dt) is limited by L. To test the MOS switch we made new tests on a buck converter







 V_{Bus} : 100 V
 Vout: 24 V

 f_s : 50 kHz
 Iout: 3.25 A

 Driver: IXYS IXDN614YI

 R_a : 10 Ω ; C_a : 10 nF, 100 nF, 470 nF

CONSOLIDER

-INGENIO 2010

RUE



V_{DS} and I_{D} response with V_{GS} = 20 V/-2 V V_{DS} and I_{D} response with V_{GS} = 20 V/-5 V



	V _{GS} = +20 V/-2 V	V _{GS} = +20 V/-5 V
Fall time	7 ns	7 ns
Delay time (turn-on)	20 ns	20 ns
E ON losses	0.7 µJ	0.7 µJ



V_{DS} and I_{D} response with V_{GS} = 20 V/-2 V V_{DS} and I_{D} response with V_{GS} = 20 V/-5 V



	V _{GS} = +20 V/-2 V	V _{GS} = +20 V/-5 V
Rise time	10 ns	10 ns
Delay time (turn-off)	40 ns	38 ns
E OFF losses	15.4 µJ	11.7 µJ





- SiC devices are very fast. Too fast to reduce EMI
- In resonant converters using ZVS this may lead to high overcurrent during turn ON
- ➢ We are working on a new driver allowing the device to work temporarily in the linear region, in order to decrease such overcurrent.
- This will cause some extra losses, but will minimize the cost drastically.
- We are also applying SSFM techniques and interliving in order to reduce EMI

These results will be presented in ISE 2014





•MMC three phase with N=4







- Optical fiber control
- Driver IXDN614 (IXYS).







• Prototype 3 level MMC (N=2 per leg)



- Drive the MMC from Dspace (done)
- Study of commutation
- Develop new modulation techniques to reduce ripple and EMI

Thank you for your attention

- Topología: Convertidor Multinivel Modular (MMC: *Modular Multilevel Converter*)
- Número de Sub-Módulos por semi-fase (N): 4
- Número de niveles: 5 (9 con interleaving)
- Potencia nominal (P): 10 kVA
- Tensión nominal de bus (V_{dc}): 750 V
- Semiconductores con tecnología de carburo de silicio (SiC):
 - 48 MOSFET CREE CMF20120D
 - 48 diodos CREE C4D10120

• Esquema de un convertidor MMC trifásico con N=4

MOSFET CMF20120D

DIODO C4D10120

- Control por fibra óptica.
- Driver de puerta IXDN614.
- Tensiones de encendido y apagado entre 15V i -5V.

Esquema de Sub-Módulo

-5V_SMap1_1

_C5 0.1u

OUT

GND

D4 C2D10120 ISiC

1 2 cmector

C2D1012 D3

-5V SMapl

-5V_SMap1_L

SiC 1 x ICMF2012

GATE_SMap1_L

100

Common 1

C26

100

(27)(27)(28)(28)(28)(28)(29)

÷ Common H

M9 CMF201200 SiC

1 2 Current Sensor

• Modelo 3D de un Sub-Módulo

• Versión inicial del Sub-Módulo

• Segunda versión de Sub-Módulo

• Estado actual del prototipo MMC (una fase con N=2)

Características del prototipo

Parámetro	Valor
Número de celdas por semi-fase, N	2
Tensión de bus, V _{dc}	100 V
Inductancia interna, L	6 mH
Capacidad de Sub-Módulo, C	1500 µF
Frecuencia de conmutación, f _s	5 kHz
Resistencia de carga, R _L	17 Ω

Formas de onda en el convertidor MMC

Tensión (azul, invertida) y corriente de salida (amarillo) Tensión de salida (azul) y en los extremos de las inductancias (morado)

• Formas de onda en el convertidor MMC

Tensiones en los condensadores de las semifases superior e inferior

- Estudiar la conmutación de los Sub-Módulos y ajustar el circuito de activación.
- Finalizar el montaje y programación del convertidor MMC trifásico (24 Sub-Módulos).
- Desarrollar circuitos complementarios del prototipo: circuito de activación de fibra óptica y de medida de corriente.
- Estudiar las pérdidas de conmutación y conducción del convertidor prototipo.
- Aplicar técnicas de modulación y control para convertidores trifásicos y para convertidores monofásicos con un gran número de Sub-Módulos (N=12).