# CMOS Sigma-Delta Converters – From Basics to State-of-the-Art






Barcelona, 29-30 / Septiembre / 2010

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and Angel Rodríguez-Vázquez





- 1. Introduction
- 2. Fundamentals of  $\Sigma\Delta$  ADCs
  - Oversampling
  - Quantization noise shaping
  - Basic architecture
  - Classification of  $\Sigma\Delta$  ADCs
- 3. Discrete-Time  $\Sigma\Delta$  Modulators
  - Single-bit single-quantizer architectures
  - Dual quantization
  - Multi-bit quantization
  - Bandpass  $\Sigma\Delta$  modulators
- 4. Continuous-Time  $\Sigma\Delta$  Modulators
  - Basic concepts and topologies
  - Synthesis methods




### Introduction: Quantization



Midrise uniform quantization

Midtread quantization



Resolution (bits):

$$B = \log_2(\# \text{ levels})$$

• Separation between adjacent input levels:

$$X_{LSB} = \frac{X_{FS}}{(2^{B} - 1)}$$

· Separation between adjacent output levels:

$$\Delta = \frac{\mathsf{Y}_{\Delta}}{(2^{\mathsf{B}} - 1)}$$


- Full-scale input range: X<sub>FS</sub>
- Gain:


$$g_q = \frac{\Delta}{X_{LSB}} = \frac{Y_{\Delta}}{X_{FS}}$$

# Introduction: Sampling




Oversampling





$$OSR = M = Oversampling Ratio$$

- ☐ Classification of ADCs
  - ◆ Nyquist-rate ADCs (*M*~1)
  - Oversampling ADCs (M>>1)




# Introduction: Taxonomy of ADCs




# **☐** Sampling process


- Limits the input signal frequency
- Speed of the ADC



# Quantization process

- Limits the input signal accuracy
- Resolution of the ADC






# Introduction: About ADC taxonomy




Туре	Resolution Number of Bits	Bandwidth	Sampling Rate	Latency	Applications
Integrating Dual-Ramp ADC	> 16bits	< f <sub>S</sub> /2	→ 1kS/s	2 <sup>N+1</sup> cycles	DVM, Instrumentation, Sensors
Incremental ADC	> 16bits	< f <sub>S</sub> /2	→ 1kS/s	2 <sup>N</sup> cycles	Instrumentation
Sigma-Delta Oversampled	~ (10bits, 18bits)	→ 5MHz	→ 400MS/s	N.A.	Sensors, Audio CODECs, XDSL, Wireless Trans.,
Algorithmic ADC	~ 12bits	< f <sub>S</sub> /2	→ 10MS/s	> Ncycles	Wide Range Low-power medical to telecom
Successive Approximation	~ 10bits	< f <sub>S</sub> /2	→ 10MS/s	> Ncycles	Wide Range Low-power medical to telecom
Pipeline ( <i>M</i> stages)	~ 10bits	< f <sub>S</sub> /2	→ 100MS/s	> Mcycles	Telecom, Video
Two-Step Flash	~ 10bits	< f <sub>S</sub> /2	→ 500MS/s	> 2 cycles	Video, Multi-Channel Base Stations
Flash Parallel	~ 8bits	< f <sub>S</sub> /2	→ GS/s	> 1 cycles	Video




# Introduction: Quantization error



Quantization output-input characteristic




Quantization error



White noise model


- If x varies randomly from sample to sample

- If the # of quantizer levels is high




# Introduction: Quantization error noise model





Probability Density Function




Quantization error power

$$\sigma^{2}(\mathbf{e}) = \left[\frac{1}{\Delta} \int_{-\Delta/2}^{\Delta/2} \mathbf{e}^{2} d\mathbf{e}\right] = \frac{\Delta^{2}}{12}$$

Quantization error Power Spectral Density


$$S_E(f) = \frac{\sigma^2(e)}{f_s} = \frac{\Delta^2}{12f_s}$$




# Fundamentals of ΣΔ ADCs: Oversampling




PSD of oversampled quantization noise




■ In-Band Noise power (IBN or P<sub>o</sub>)





# undamentals of \(\Sigma\) ADCs: Oversampling









$$P_{Q} = \frac{B_{W}}{6f_{S}} \Lambda^{2}$$

$$SNR(dB)$$
 $SNR_{peak}$ 
 $X_{peak}$ 
 $X_{$ 

$$SNR(dB) - 10\log_{10}\left(\frac{P_{sig}}{P_{Q}}\right) - \frac{10\log_{10}\left[\frac{3}{2}M(2^{B}-1)^{2}\left(\frac{X}{X_{FS}}\right)^{2}\right]}{SNR_{max}(dB)} = 10\log_{10}\left[\frac{3}{2}M(2^{B}-1)^{2}\right]$$

$$SNR_{max}(dB) = 10\log_{10}\left[\frac{3}{2}M(2^{B}-1)^{2}\right]$$

$$DR = 10\log_{10}\left[\frac{(X_{FS}/2)^{2}}{2P_{Q}}\right]$$

**N-bit Nyquist-Rate ADC** 

• 
$$f_{s1} = f_N = 2B_W$$

• 
$$SNR_{max} = 10\log_{10} \left[ \frac{3}{2} (2^{N} - 1)^{2} \right]$$

**B**-bit Oversampled ADC

• 
$$f_{s2} = Mf_N(M > 1)$$

• 
$$SNR_{max} = 10\log_{10}\left[\frac{3}{2}(2^{N}-1)^{2}\right]$$
 •  $SNR_{max} = 10\log_{10}\left[\frac{3}{2}M(2^{B}-1)^{2}\right]$ 

$$N \cong \frac{SNR_{max} - 1.76}{6.02} \cong \log_2(2^B - 1) + \frac{1}{2}\log_2(M)$$
  $(N > 1)$ 

# Fundamentals of \$\Sigma ADCs: Performance metrics

dBFS

-50



• SNDR I SINAD:


$$SNDR(dB) = 10log_{10} \left( \frac{P_{sig}}{P_Q + P_H} \right)$$

• Effective Number Of Bits ENOB:

$$ENOB \cong \frac{SNDR - 1.76}{6.02}$$

- SFDR: Spurious-Free Dynamic Range
- Harmonic Distortion:
  - $HD_k$ , THD,
  - $IM_3$ ,  $IP_3$

...



Fundamental

SFDR


Noise floor

### Fundamentals of SD ADCs: Quantization noise shaping



#### Processing of the quantization error

• If 
$$f_i \ll f_s$$
,  $\left| \mathbf{e}_q(n) - \mathbf{e}_q(n-1) \right| \ll \left| \mathbf{e}_q(n) \right|$ 




$$L = 1$$
 $e_{qHP}(n) = e_{q}(n) - e_{q}(n-1)$ 
 $L = 2$ 
 $e_{qHP}(n) = e_{q}(n) + e_{q}(n-2) - 2e_{q}(n-1)$ 


#### ■ In-band noise power and effective resolution

$$N_{TF}(z) = (1-z^{-1})^{L} \Rightarrow S_{E_{HP}} = |N_{TF}(f)|^{2} S_{E}$$

$$P_{E_{HP}} = \int S_{E_{HP}}(f) df \approx \frac{\Delta^{2}}{12} \frac{\pi^{2L}}{(2L+1)M^{2L+1}}$$


$$N \cong \log_2 \left\lceil \frac{(2^B - 1)(2L + 1)}{\pi^{2L}} \right\rceil + \left(L + \frac{1}{2}\right) \log_2(M)$$






# Fundamentals of ΣΔ ADCs: Nyquist-rate vs. ΣΔ ADCs








- HIGH-SELECTIVITY ANALOG FILTER for anti-aliasing
- Overall resolution obtained using HIGH-ACCURACY ANALOG BLOCKS
- LOW-SELECTIVITY ANALOG FILTER for anti-aliasing (1st/2nd order)
- High overall resolution obtained using LOW/MODERATE-ACCURACY ANALOG BLOCKS
- HIGH-SELECTIVITY DIGITAL FILTER


**EASIER AND MORE ROBUST IN MODERN CMOS** 

### Fundamentals of ΣΔ ADCs: Basic ΣΔM architecture







$$Y(z) = STF(z)X(z) + NTF(z)E(z)$$



#### L th-order $\Sigma \Delta M$




#### 1st-order ΣΔM



### Fundamentals of ΣΔ ADCs: Basic ΣΔΜ architecture





$$Y(z) = STF(z)X(z) + NTF(z)E(z)$$

H(z) with large gain  $STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$  within the sig within the signal band


$$NTF(z) = \frac{1}{1 + g_q H(z)}$$


$$NTF(z) = \frac{1}{1 + g_q H(z)}$$
  $NTF(z) \approx \frac{1}{g_q H(z)} \ll 1$ 

Within the signal bandwidth

$$\left|S_{TF}(z)\right| = \frac{H(z)}{1 + H(z)} \rightarrow 1$$

$$N_{TF}(z) = \frac{1}{1 + H(z)} \rightarrow 0$$





#### In-band noise power, SNR and DR

$$P_{Q} = \begin{cases} \frac{\Delta^{2}}{6f_{S}} \int_{0}^{1} |N_{TF}(f)|^{2} df & \text{for } \text{LP}\Sigma\Delta \\ \frac{\Delta^{2}}{6f_{S}} \int_{0}^{1} |N_{TF}(f)|^{2} df & \text{for } \text{BP}\Sigma\Delta \\ \frac{\Delta^{2}}{6f_{S}} \int_{f_{n}-B_{W}/2} |N_{TF}(f)|^{2} df & \text{for } \text{BP}\Sigma\Delta \end{cases}$$


$$SNR = 10\log_{10}\left(\frac{A^2/2}{P_Q}\right)$$

$$DR = 10\log_{10}\left[\frac{(X_{FS})^2/2}{P_{Q}}\right]$$


### Fundamentals of ΣΔ ADCs: Classification of ΣΔMs



■ Nature of the signals being handled: Low-pass vs. Band-pass




Dynamics of the loop filter: Discrete-Time vs. Continuous-Time



- Number of bits of the embedded quantizer: single-bit vs. multi-bit
- Number of quantizers employed: single-loop, cascade, etc...
- Type of primitives available in the fabrication technology...

# Fundamentals of \$1 ADCs: Basic control parameters





$$Y(z) = STF(z)X(z) + NTF(z)E(z)$$

 $STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$  with large gain within the signal band STF(z) = 1


$$NTF(z) = \frac{1}{1 + g_q H(z)}$$


$$\Rightarrow STF(z) \approx 1$$

$$\Rightarrow NTF(z) \approx \frac{1}{g_a H(z)} \ll 1$$

L th-order ΣΔM

$$Y(z) = z^{-L}X(z) + (1-z^{-1})^{L}E(z)$$






- Oversampling, OSR Speed of analog circuitry
- Order of the shaping, LStability of the  $\Sigma \Delta M$
- Resolution of the internal quantizer, B
  Linearity of the DAC

#### Fundamentals of 24 ADCs: Basic control parameters *H(z)* with large gain within the signal band $STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$ $STF(z) \approx 1$ $NTF(z) = \frac{1}{1 + g_a H(z)}$ B-bit DAC L th-order ΣΔM $DR \approx \frac{3}{2}(2^{B}-1)^{2} \cdot \frac{(2L+1)OSR^{(2L+1)}}{\pi^{2L}}$ $Y(z) = z^{-L}X(z) + (1-z^{-1})^{L}E(z)$ 120 -B = 3Effective resolution, ENOS (bit) -B = 2Oversampling, OSR Dynamic range, DR (dB) 100 -B = 1Speed of analog circuitry 80 Order of the shaping, L 60 Stability of the $\Sigma \Delta M$ Resolution of the internal quantizer, B Linearity of the DAC L = 010 32 64 128 Oversampling ratio, OSR

### DT- $\Sigma A$ Ms. 1st-order LP $\Sigma \Delta$ modulator



$$N_{TF}(z)\big|_{z=1} \to 0$$
  $\Rightarrow$   $\frac{1}{1+H(z)}\Big|_{z=1} \to 0$   $\Rightarrow$   $H(z) = \frac{1}{z-1}$ 



$$e(n) = x(n) - y(n)$$


$$u(n) = u(n-1) + e(n)$$


$$y(n) = sgn[u(n)]$$

Using a linear model for the quantizer

$$Y(z) = z^{-1}X(z) + (1-z^{-1})E(z)$$

$$DR(dB) \approx 10\log_{10}\left(\frac{9M^{3}}{2\pi^{2}}\right)$$






### DT- $\Sigma \Delta$ Ms: 1st-order LP $\Sigma \Delta$ modulator




### Noise pattern




$$e(n) = x(n) - y(n)$$

$$u(n) = u(n-1) + e(n)$$


$$y(n) = sgn[u(n)]$$





### $D \longrightarrow Ms$ : 2nd-order LP $\Sigma \Delta$ modulator





#### Stability conditions:

$$g_{DAC1}g_{x2}g_q = 1$$

$$g_{DAC2} = 2g_{DAC1}g_{\chi 2}$$


Linear analysis


$$Y(z) = z^{-2}X(z) + (1-z^{-1})^{2}E(z)$$


$$P_Q \cong \frac{\Delta^2 \pi^4}{60 M^5} \Rightarrow DR \cong \frac{15 M^5}{2 \pi^4}$$


- Dependence on M: 15 dB/oct.
- Example: digitize a 10kHz signal with 16 bits
  - M = 150 ( $f_s = 3$  MHz) for a 2nd-order  $\Sigma \Delta M$
  - M = 1500 ( $f_{\rm S}$  = 30 MHz) for a 1st-order  $\Sigma\Delta M$


Output spectrum and noise pattern












### DT- $\Sigma \Delta$ Ms: High-order cascade $\Sigma \Delta$ modulators





#### MASH ΣΔMs

- ▼ Each stage re-modulates a signal containing the quantization error in the previous one.
- ▼ Digital processing is used to cancel out all quantization errors, but that in the last stage.

$$NTF_i(z) = 0$$
 ,  $i = 1, ..., N-1$ 


$$Y(z) = z^{-L}X(z) + \frac{d_{2N-3}(1-z^{-1})^{L}E_{N}(z)}{L = L_{1} + L_{2} + \dots + L_{N}}$$


- HIGH-ORDER STABLE OPERATION is ensured by cascading low-order stages ( $L_i = 1, 2$ ).
- Relationships among ECL and  $\Sigma\Delta M$  to be fulfilled for perfect cancellation (NOISE LEAKAGE).

$$P_Q \cong \frac{d_{2N-3}^2}{d_{2N-3}^2} \cdot \frac{\Delta_N^2}{12} \cdot \frac{\pi^{2L}}{(2L+1)OSR^{(2L+1)}}$$

Systematic loss of resolution, but:


- Smaller than for single loops
- Independent of *OSR*
- Small spread of analog coeffs
- ECL can be easily implemented
- Performance close to ideal
- Suited at low oversampling





#### $\Sigma_{\Delta}$ Ms. Multi-bit $\Sigma_{\Delta}$ modulators **ELEMENT SELECTION** Thermometer-LOGIC to-binary decoder 2<sup>S</sup>-1 unit elements (binary) Unit element Parallel bank of 2<sup>B</sup>-1 comparators Unit element Increased dynamic range Unit element B can trade for OSR (wideband) $2^{8}-1$ (thermometer) Better stability properties Unit element B-bit ADC More aggressive high-order NTFs B-bit DAC **FULL-PARALLEL ADC/DAC** DAC linearity limited by DAC non-linearities are directly component mismatch (Typically B < 6) added to the input The linearity of the $\Sigma\Delta M$ will be no better than that Dynamic Element Matching (DEM) Elements selected to make DAC errors independent of the input signal Algorithms that try to average the error in each DAC level to zero (to push DAC errors to high freq.) Randomization: Distortion transforms into white noise Rotation: Distortion moves out of band (CLA) Mismatch-shaping: 1st/2nd order (ILA, DWA, DDS)

### $\Sigma \Delta Ms$ . Dual-quantization $\Sigma \Delta$ modulators **Dual Quantization** Combines 1-bit and multi-bit quantizers (linearity/reduced error) Leslie Singh architecture Concept applied to single-loop $\Sigma \Delta Ms$ [Hair91] [Lesl90] Improved stability Noise leakage $2(1-z^{-1})^2$ L-0 cascade ΣΔM Suffers from noise leakage Multi-bit quantization does not improve stability Concept applied to cascade ΣΔMs [Bran91] Multi-bit quantization usually applied only in the last stage DAC errors shaped by L- $L_N$ Relaxes DAC requirements Noise leakage (inherent to cascades) B-bit DA Cancellation Logic




# Bandpass ΣΔ modulators Signal band -20 X(z)(Bb) *DSP* جہ **BPF** -100 $Y(z) = S_{TF}(z)X(z) + N_{TF}(z)E(z)$ -120 L 0.2 0.3 0.5 Normalized Frequency 2nd Lth Resonato $H_{bp}(z) = \left[ \frac{N_{RES}(z)}{(1 - z^{-1} z_n)(1 - z^{-1} z_n^*)} \right]^L \qquad (z_n = e^{2\pi f_n T_s})$ $(N_{RES}(z) + (1 - z^{-1}z_n)(1 - z^{-1}z_n^*) = 1) \Rightarrow N_{TF}(z) = [1 - 2\cos(2\pi f_n T_s)z^{-1} + z^{-2}]^{L}$

#### $\sim \Delta Ms$ ; Bandpass $\Sigma \Delta$ modulators $DR(dB)^{120}$ $6^{th}$ -Order BP (L=3) 21dB/oct $4^{th}$ -Order BP (L=2) $P_{Q} = \frac{\left(\sin[2\pi f_{n} T_{s}]\right)^{2L} \pi^{2L} X_{FS}^{2}}{12(2^{N} - 1)^{2} (2L + 1) M^{(2L + 1)}}$ $2^{\text{nd}}$ -Order BP(L = 1) 15dB/get $DR = \frac{3(2^{N} - 1)^{2}(2L + 1)M^{2L + 1}}{2\pi^{2L}(\sin[2\pi f_{n}T_{s}])^{2L}}$ 9dB/oct 20 M. Relative Magnitude (dB) Relative Magnitude (dB) -60 -80 Relative Frequency Relative Frequency 0.1 0.2 10<sup>-4</sup> 10<sup>-3</sup>


# $DT = \Sigma A Ms$ : Bandpass $\Sigma \Delta Ms - Signal band location$







The larger  $f_n$  the lower  $B_{af}$ 


#### ▶Trade-off at the RF Stage




- Optimum location for  $f_n = f_s/4$  (at the middle of Nyquist band)
  - Forward path (analog) modulator filter realization can be simplified
  - Simplifies LP-to-BP transformation,  $z^{-1} \rightarrow -z^{-2}$
  - Digital mixing to baseband is notoriously simplified:
     cos(2πf<sub>IF</sub>nT<sub>S</sub>) = 1, 0, -1, 0, 1, 0, ...









#### Bandpass SD Modulators ■ Other BP- $\Sigma\Delta M$ architectures $4 b_2$ 4DAC $\lim(z)$ 0 $\circ$ Zeroes of $N_{TF}$ $\square$ Zeroes of $S_{TF}$ imes Poles of $N_{TF}$ and $S_{TF}$ -10 -20 $N_{TF}(f), S_{TF}(f)(dB)$ Х -30 -40 -50 Re(z)X X -60 -70 Unity $f/f_S$ -80 Circle 0.2 0.1 0.3 0.4 0.5 0









### CT-EA Ms: Basic concepts




- Linear analysis of CT- $\Sigma\Delta$ Ms, assuming [Bree01]:
  - Linear model for the quantizer
  - DAC gain is unity in the signal bandwidth



$$Y(f) \cong \frac{H(f)}{1 + H(f)} \cdot X(f) + \frac{1}{1 + H(f)} \cdot E(f)$$



☐ Example: ∠th-order, B-bit single-loop architecture




$$Y(f) \cong \frac{g_1}{g'_1} \cdot X(f) + (2\pi j f \tau)^L \cdot E_q(f)$$
  $\Rightarrow$   $DR = \frac{3(2^B - 1)^2 (2L + 1)M^{2L + 1}}{2\pi^{2L}}$ 

### CT-EAMs: Synthesis methods




- ☐ DT-to-CT synthesis method: pulse invariant transformation (freq. domain)
  - Find an equivalent DT  $\Sigma\Delta M$  that fulfils the required specifications
  - Based on a DT-to-CT equivalence [Cher00]



DAC	H(z)	H(s)
NRZ	$\frac{z^{-1} \cdot (1 - z^{-1})}{1 + z^{-2}}$	
RZ	$\frac{\left(1 - \frac{\sqrt{2}}{2}\right) \cdot z^{-1} - \left(\frac{\sqrt{2}}{2} \cdot z^{-2}\right)}{1 + z^{-2}}$	$\frac{\omega_o \cdot s}{s^2 + \omega_o^2}$
HRZ	$\frac{\frac{\sqrt{2}}{2} \cdot z^{-1} - \left(\left(1 - \frac{\sqrt{2}}{2}\right) \cdot z^{-2}\right)}{1 + z^{-2}}$	

#### Open-loop configuration




### CT-EAMs: Synthesis methods



#### ☐ DT-to-CT synthesis method: State-Space Representation (time domain)

- Operation of the loop filter is described by state-space equations
- Can be applied to an arbitrary feedback DAC waveform [Olia03b]



$$\begin{aligned} \frac{d\mathbf{x}(t)}{\mathrm{d}t} &= \mathbf{F}\mathbf{x}(t) + \mathbf{G}r(t) \\ w(t) &= \mathbf{C}\mathbf{x}(t) \end{aligned}$$

$$\mathbf{x}(t) = e^{\mathbf{F}(t-t_0)}\mathbf{x}(t_0) + \int_{t_0}^t e^{\mathbf{F}(t-\lambda)}\mathbf{G}r(\lambda)d\lambda.$$

$$\mathbf{x}[n+1] = e^{\mathbf{F}T}\mathbf{x}[n] + y[n] \int_{0}^{T} e^{\mathbf{F}(T-\lambda)} \mathbf{G} h_{da}(\lambda) d\lambda.$$

#### **Equivalent DT system**

$$\begin{aligned} \mathbf{x}[n+1] &= \mathbf{A}\mathbf{x}[n] + \mathbf{B}y[n] \\ w[n] &= \mathbf{C}\mathbf{x}[n]. \end{aligned}$$


$$\mathbf{A} = e^{\mathbf{F}T}$$

$$\mathbf{B} = \begin{bmatrix} \int_{0}^{T} e^{\mathbf{F}(T-\lambda)} h_{\mathrm{da}}(\lambda) d\lambda \end{bmatrix} \mathbf{G}$$

# CT-EA Ms: Synthesis methods




- $\square$  Application of DT-to-CT method to cascade CT  $\Sigma\Delta$ Ms
  - Every state variable and DAC output must be connected to the integrator input of the ulterior stages in the cascade [Ortm01]
  - Increases the number of analog components (transconductors and amplifiers)



### CT-ZA Ms: Synthesis methods



- ☐ Direct synthesis method [Bree01]
  - Uses the desired NTF as a starting point, (as for the DT case)
  - An Inverse Chevychev distribution of the NTF zeros has advantages in terms of SNR and stability
- Application to cascade architectures [Tort06]
  - Optimum placement of poles/zeroes of the NTF
  - Synthesis of both analog and digital part of the cascade CT ΣΔ Modulator
  - Reduced number number of analog components




# CT-EAMs: Synthesis methods ☐ Direct synthesis of cascade architectures (I) [Tort06] Sensitivity to mismatch (gm,C) ◆ A 2-1-1 example SNR Loss (dB) 2.5 $\sigma_{gm}(\%)$ $\sigma_{\text{gm}}(\%)$ 0.6 σ<sub>c</sub>(%) 0.8 DT-to-CT synthesis method Direct synthesis method

### CT-EA Ms: Synthesis methods



☐ Direct synthesis of cascade architectures (II) [Tort06]



DAC


To next stage

$$y_o(z) = \sum_{k=1}^{m} y_k(z) CL_k(z)$$

$$E_k(z) + \sum_{i=1}^{k-1} Z_{ik} y_i(z)$$
$$y_k(z) = \frac{1}{1 - Z_{kk}}$$

$$CL_k(z) = \frac{-Z_{km}CL_m}{1 - Z_{mm}}$$

$$\left[ Z_{km} \equiv Z \left( L^{-1} (H_D F_{km}) \big|_{nT_s} \right) \right]$$



# General References



- [Bree01] L. Breems and J.H. Huijsing, Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers. Kluwer Academic Publishers, 2001.
- [Cherr00] J.A. Cherry and W.M. Snelgrove, Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion. Kluwer Academic Publishers, 2000.
- [Enge99] J.V. Engelen and R. van de Plassche, *BandPass Sigma-Delta Modulators: Stability Analysis, Performance and Design Aspects.* Kluwer Academic Publishers, 1999.
- [Geer02] Y. Geerts, M. Steyaert and W. Sansen: "Design of Multi-bit Delta-Sigma A/D Converters". Kluwer, 2002.
- [Mede99] F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Top-Down Design of High-Performance Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [Nors97] S.R. Norsworthy, R. Schreier, and G.C. Temes (Editors), *Delta-Sigma Data Converters: Theory, Design and Simulation*. IEEE Press, New York 1997.
- [Pelu99] V. Peluso, M. Steyaert, and W. Sansen, *Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters*. Kluwer Academic Publishers, 1999.
- [Rabi99] S. Rabii and B.A. Wooley, *The Design of Low-Voltage, Low-Power Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [Rio06] R. del Río, F. Medeiro, B. Pérez-Verdú, J.M. de la Rosa and A. Rodríguez-Vázquez, *CMOS Cascade Sigma- Delta Modulators for Sensors and Telecom: Error Analysis and Practical Design.* Springer, 2006.
- [Rodr03] A. Rodríguez-Vázquez, F. Medeiro and E. Janssens, *CMOS Telecom Data Converters*. Kluwer Academic Publishers, 2003.
- [Rosa02] J.M. de la Rosa, B. Pérez-Verdú, and A. Rodríguez-Vázquez, Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips. Kluwer Academic Publishers, 2002.
- [Shoa95] O. Shoaei, Continuous-Time Delta-Sigma A/D Converters for High Speed Applications. Ph.D. Dissertation, Carleton University, 1995.