

CMOS Sigma-Delta Converters – From Basics to State-of-the-Art

Basic Concepts and Architectures

Angel Rodríguez-Vázquez



angel@imse.cnm.es



UNIVERSITAT POLITÈCNICA
DE CATALUNYA
BARCELONATECH

Barcelona, 29-30 / Septiembre / 2010

Materials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and Angel Rodríguez-Vázquez

OUTLINE



1. Introduction

2. Fundamentals of $\Sigma\Delta$ ADCs

- Oversampling
- Quantization noise shaping
- Basic architecture
- Classification of $\Sigma\Delta$ ADCs



3. Discrete-Time $\Sigma\Delta$ Modulators

- Single-bit single-quantizer architectures
- Dual quantization
- Multi-bit quantization
- Bandpass $\Sigma\Delta$ modulators

4. Continuous-Time $\Sigma\Delta$ Modulators

- Basic concepts and topologies
- Synthesis methods


Introduction: Basic ADC Process




Introduction: Quantization



Midrise uniform quantization



Midtread quantization



Resolution (bits):

$$B = \log_2(\# \text{ levels})$$

Separation between adjacent input levels:

$$X_{\text{LSB}} = \frac{X_{\text{FS}}}{(2^B - 1)}$$

Separation between adjacent output levels:

$$\Delta = \frac{Y_{\Delta}}{(2^B - 1)}$$

Full-scale input range: X_{FS}



Gain:

$$g_q = \frac{\Delta}{X_{\text{LSB}}} = \frac{Y_{\Delta}}{X_{\text{FS}}}$$

Introduction: Sampling





□ Oversampling



OSR \equiv M \equiv Oversampling Ratio

□ Classification of ADCs

- ◆ Nyquist-rate ADCs ($M \sim 1$)
- ◆ Oversampling ADCs ($M \gg 1$)




Introduction: Taxonomy of ADCs




□ Sampling process

- ◆ Limits the input signal frequency
- ◆ **Speed** of the ADC





□ Quantization process

- ◆ Limits the input signal accuracy
- ◆ **Resolution** of the ADC



Introduction: Taxonomy of ADCs



Introduction: About ADC taxonomy




Type	Resolution Number of Bits	Bandwidth	Sampling Rate	Latency	Applications
Integrating Dual-Ramp ADC	> 16bits	$< f_S/2$	$\rightarrow 1\text{kS/s}$	2^{N+1} cycles	DVM, Instrumentation, Sensors
Incremental ADC	> 16bits	$< f_S/2$	$\rightarrow 1\text{kS/s}$	2^N cycles	Instrumentation
Sigma-Delta Oversampled	~ (10bits, 18bits)	$\rightarrow 5\text{MHz}$	$\rightarrow 400\text{MS/s}$	N.A.	Sensors, Audio CODECs, XDSL, Wireless Trans., ...
Algorithmic ADC	~ 12bits	$< f_S/2$	$\rightarrow 10\text{MS/s}$	$> N$ cycles	Wide Range Low-power medical to telecom
Successive Approximation	~ 10bits	$< f_S/2$	$\rightarrow 10\text{MS/s}$	$> N$ cycles	Wide Range Low-power medical to telecom
Pipeline (M stages)	~ 10bits	$< f_S/2$	$\rightarrow 100\text{MS/s}$	$> M$ cycles	Telecom, Video
Two-Step Flash	~ 10bits	$< f_S/2$	$\rightarrow 500\text{MS/s}$	> 2 cycles	Video, Multi-Channel Base Stations
Flash Parallel	~ 8bits	$< f_S/2$	$\rightarrow \text{GS/s}$	> 1 cycles	Video

Introduction: Resolution vs. conversion rate




CMOS ADCs




Introduction: Quantization error



■ Quantization output-input characteristic




■ Quantization error




■ White noise model


- If x varies randomly from sample to sample
- If the # of quantizer levels is high



Introduction: Quantization error noise model



Probability Density Function




Quantization error power

$$\sigma^2(e) = \left[\frac{1}{\Delta} \int_{-\Delta/2}^{\Delta/2} e^2 de \right] = \frac{\Delta^2}{12}$$

Quantization error Power Spectral Density


$$S_E(f) = \frac{\sigma^2(e)}{f_s} = \frac{\Delta^2}{12f_s}$$



Fundamentals of $\Sigma\Delta$ ADCs: Oversampling




■ PSD of oversampled quantization noise




■ In-Band Noise power (IBN or P_Q)

$$P_Q = \int_{f_{IF}-B_W/2}^{f_{IF}+B_W/2} 2S_E(f)df = \frac{B_W \Delta^2}{6f_s} = \frac{\Delta^2}{12M}$$



Fundamentals of $\Sigma\Delta$ ADCs: Oversampling



$$SNR(\text{dB}) = 10 \log_{10} \left(\frac{P_{\text{sig}}}{P_Q} \right) = 10 \log_{10} \left[\frac{3}{2} M (2^B - 1)^2 \left(\frac{X}{X_{FS}} \right)^2 \right]$$

$$SNR_{\text{max}}(\text{dB}) = 10 \log_{10} \left[\frac{3}{2} M (2^B - 1)^2 \right]$$

$$DR = 10 \log_{10} \left[\frac{(X_{FS}/2)^2}{2P_Q} \right]$$

- ◆ **N-bit Nyquist-Rate ADC**
 - $f_{s1} = f_N \cong 2B_w$
 - $SNR_{\text{max}} = 10 \log_{10} \left[\frac{3}{2} (2^N - 1)^2 \right]$

- ◆ **B-bit Oversampled ADC**
 - $f_{s2} = M f_N (M > 1)$
 - $SNR_{\text{max}} = 10 \log_{10} \left[\frac{3}{2} M (2^B - 1)^2 \right]$

⇒ **ENOB** $N \cong \frac{SNR_{\text{max}} - 1.76}{6.02} \cong \log_2(2^B - 1) + \frac{1}{2} \log_2(M) \quad (N > 1)$

Fundamentals of $\Sigma\Delta$ ADCs: Performance metrics



- SNDR / SINAD:

$$SNDR(\text{dB}) = 10 \log_{10} \left(\frac{P_{\text{sig}}}{P_Q + P_H} \right)$$


- Effective Number Of Bits $ENOB$:

$$ENOB \equiv \frac{SNDR - 1.76}{6.02}$$

- SFDR: Spurious-Free Dynamic Range

- Harmonic Distortion:

- ◆ $HD_k, THD,$
- ◆ IM_3, IP_3
- ◆ ...




Fundamentals of SD ADCs: Quantization noise shaping



Processing of the quantization error

◆ If $f_j \ll f_s$, $|e_q(n) - e_q(n-1)| \ll |e_q(n)|$



$L = 1$

$$e_{qHP}(n) = e_q(n) - e_q(n-1)$$

$L = 2$

$$e_{qHP}(n) = e_q(n) + e_q(n-2) - 2e_q(n-1)$$




In-band noise power and effective resolution



$$N_{TF}(z) = (1 - z^{-1})^L \Rightarrow S_{E_{HP}} = |N_{TF}(f)|^2 S_E$$

$$P_{E_{HP}} = \int_0^{B_w} S_{E_{HP}}(f) df \cong \frac{\Delta^2}{12} \frac{\pi^{2L}}{(2L+1)M^{2L+1}}$$


$$N \cong \log_2 \left[\frac{(2^B - 1)(2L + 1)}{\pi^{2L}} \right] + \left(L + \frac{1}{2} \right) \log_2(M)$$



Fundamentals of $\Sigma\Delta$ ADCs: Basic $\Sigma\Delta$ ADC architecture



Fundamentals of $\Sigma\Delta$ ADCs: Nyquist-rate vs. $\Sigma\Delta$ ADCs




- HIGH-SELECTIVITY ANALOG FILTER for anti-aliasing
- Overall resolution obtained using HIGH-ACCURACY ANALOG BLOCKS

- LOW-SELECTIVITY ANALOG FILTER for anti-aliasing (1st/2nd order)
- High overall resolution obtained using LOW/MODERATE-ACCURACY ANALOG BLOCKS
- HIGH-SELECTIVITY DIGITAL FILTER

EASIER AND MORE ROBUST IN MODERN CMOS

Fundamentals of $\Sigma\Delta$ ADCs: Basic $\Sigma\Delta$ architecture



$$STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$$

$$NTF(z) = \frac{1}{1 + g_q H(z)}$$


H(z) with large gain within the signal band

$$STF(z) \approx 1$$

$$NTF(z) \approx \frac{1}{g_q H(z)} \ll 1$$


L th-order $\Sigma\Delta$ M

$$Y(z) = z^{-L}X(z) + (1 - z^{-1})^L E(z)$$




1st-order $\Sigma\Delta$ M

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$



Fundamentals of $\Sigma\Delta$ ADCs: Basic $\Sigma\Delta$ M architecture



$$STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$$

$$NTF(z) = \frac{1}{1 + g_q H(z)}$$

$H(z)$ with large gain within the signal band


$$STF(z) \approx 1$$

$$NTF(z) \approx \frac{1}{g_q H(z)} \ll 1$$

➡ Within the signal bandwidth

$$|S_{TF}(z)| = \frac{H(z)}{1 + H(z)} \rightarrow 1$$

$$N_{TF}(z) = \frac{1}{1 + H(z)} \rightarrow 0$$



➡ In-band noise power, SNR and DR

$$P_Q = \begin{cases} \frac{\Delta^2}{6f_s} \int_0^{B_w} |N_{TF}(f)|^2 df & \text{for LP}\Sigma\Delta \\ \frac{\Delta^2}{6f_s} \int_{f_n - B_w/2}^{f_n + B_w/2} |N_{TF}(f)|^2 df & \text{for BP}\Sigma\Delta \end{cases}$$


$$SNR = 10 \log_{10} \left(\frac{A^2/2}{P_Q} \right)$$

$$DR = 10 \log_{10} \left[\frac{(X_{FS})^2/2}{P_Q} \right]$$


Fundamentals of $\Sigma\Delta$ ADCs: Classification of $\Sigma\Delta$ Ms



- Nature of the signals being handled: Low-pass vs. Band-pass




- Dynamics of the loop filter: Discrete-Time vs. Continuous-Time



- Number of bits of the embedded quantizer: single-bit vs. multi-bit
- Number of quantizers employed: single-loop, cascade, etc..
- Type of primitives available in the fabrication technology...

Fundamentals of $\Sigma\Delta$ ADCs: Basic control parameters



$$STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$$

$$NTF(z) = \frac{1}{1 + g_q H(z)}$$

$H(z)$ with large gain within the signal band


$$STF(z) \approx 1$$

$$NTF(z) \approx \frac{1}{g_q H(z)} \ll 1$$

L th-order $\Sigma\Delta$


$$Y(z) = z^{-L}X(z) + (1 - z^{-1})^L E(z)$$

$$DR \approx \frac{3}{2}(2^B - 1)^2 \cdot \frac{(2L + 1)OSR^{(2L + 1)}}{\pi^{2L}}$$



- **Oversampling, OSR**
 Speed of analog circuitry
- **Order of the shaping, L**
 Stability of the $\Sigma\Delta$
- **Resolution of the internal quantizer, B**
 Linearity of the DAC

Fundamentals of $\Sigma\Delta$ ADCs: Basic control parameters



$$STF(z) = \frac{g_q H(z)}{1 + g_q H(z)}$$

$$NTF(z) = \frac{1}{1 + g_q H(z)}$$

$H(z)$ with large gain within the signal band


$$STF(z) \approx 1$$

$$NTF(z) \approx \frac{1}{g_q H(z)} \ll 1$$

L th-order $\Sigma\Delta$

$$Y(z) = z^{-L}X(z) + (1 - z^{-1})^L E(z)$$

$$DR \approx \frac{3}{2}(2^B - 1)^2 \cdot \frac{(2L + 1)OSR^{(2L+1)}}{\pi^{2L}}$$




- **Oversampling, OSR**
 Speed of analog circuitry
- **Order of the shaping, L**
 Stability of the $\Sigma\Delta$
- **Resolution of the internal quantizer, B**
 Linearity of the DAC

DT- $\Sigma\Delta$ Ms: 1st-order LP $\Sigma\Delta$ modulator



$$N_{TF}(z)|_{z=1} \rightarrow 0 \quad \Rightarrow \quad \frac{1}{1+H(z)}|_{z=1} \rightarrow 0 \quad \Rightarrow \quad H(z) = \frac{1}{z-1}$$




$$\begin{aligned} e(n) &= x(n) - y(n) \\ u(n) &= u(n-1) + e(n) \\ y(n) &= \text{sgn}[u(n)] \end{aligned}$$



- Using a linear model for the quantizer

$$Y(z) = z^{-1}X(z) + (1 - z^{-1})E(z)$$

$$DR(\text{dB}) \cong 10 \log_{10} \left(\frac{9M^3}{2\pi^2} \right)$$




DT- $\Sigma\Delta$ Ms: 1st-order LP $\Sigma\Delta$ Modulator




DT- $\Sigma\Delta$ Ms: 1st-order LP $\Sigma\Delta$ modulator




Noise pattern




$$\begin{aligned}
 e(n) &= x(n) - y(n) \\
 u(n) &= u(n-1) + e(n) \\
 y(n) &= \text{sgn}[u(n)]
 \end{aligned}$$



DT- $\Sigma\Delta$ Ms: 2nd-order LP $\Sigma\Delta$ modulator



DT- $\Sigma\Delta$ Ms: 2nd-order LP $\Sigma\Delta$ modulator



➔ **Stability conditions:**

$$g_{DAC1}g_{x2}g_q = 1$$

$$g_{DAC2} = 2g_{DAC1}g_{x2}$$

Linear analysis

$$Y(z) = z^{-2}X(z) + (1 - z^{-1})^2 E(z)$$



$$P_Q \cong \frac{\Delta^2 \pi^4}{60M^5} \Rightarrow DR \cong \frac{15M^5}{2\pi^4}$$

♦ **Dependence on M : 15 dB/oct.**


♦ **Example: digitize a 10kHz signal with 16 bits**

- $M = 150$ ($f_s = 3$ MHz) for a 2nd-order $\Sigma\Delta M$
- $M = 1500$ ($f_s = 30$ MHz) for a 1st-order $\Sigma\Delta M$

Output spectrum and noise pattern



DT- $\Sigma\Delta$ Ms: High-order single-loop $\Sigma\Delta$ modulators




2nd-order $\Sigma\Delta$

$$Y(z) = z^{-2}X(z) + (1 - z^{-1})^2 E(z)$$

$$g_1' g_2 g_q = 1$$

$$g_2' = 2g_1' g_2$$

Stable for inputs in $[-0.9\Delta/2, +0.9\Delta/2]$ [Candy85]
if $g_2' > 1.25g_1' g_2$




L th-order $\Sigma\Delta$

$$Y(z) = z^{-L}X(z) + (1 - z^{-1})^L E(z)$$

pure-differentiator FIR NTF

$$\|NTF\|_{\infty} = 2^L \text{ Prone to instability}$$



High-order $\Sigma\Delta$ loops are only conditionally stable [OptE90]

IIR NTFs [Lee87]

$$NTF(z) = \frac{(z-1)^L}{D(z)} \quad (1)$$

- Zeros at $z = 1$
- Butterworth/Chebyshev poles

Gain adjusted to satisfy $\|NTF\|_{\infty} \sim 1.5$



DT- $\Sigma\Delta$ Ms: High-order single-loop $\Sigma\Delta$ modulators



OPTIMIZED IIR NTFs [Schr93]

$$\min \int_0^{f_b} |NTF(f)|^2 df \quad (2)$$

- Complex zeros at $|z| = 1$ with optimal positions within the signal band
- Butterworth/Chebyshev poles




IIR NTFs [Lee87]

$$NTF(z) = \frac{(z-1)^L}{D(z)} \quad (1)$$

- Zeros at $z = 1$
- Butterworth/Chebyshev poles


Gain adjusted to satisfy $\|NTF\|_{\infty} \sim 1.5$

DT- $\Sigma\Delta$ Ms: High-order single-loop $\Sigma\Delta$ modulators




(1) Distributed feedback and distributed feedforward input


- Complexity (many feedback/feedforward coeffs)
- Large spread of coeffs (area, power)
- Not suited at low oversampling (stand-alone)



(2) Feedforward summation + local resonators



DT- $\Sigma\Delta$ Ms: High-order cascade $\Sigma\Delta$ modulators



$$Y(z) = z^{-L} X(z) + d_{2N-3} (1-z^{-1})^L E_N(z)$$

$$L = L_1 + L_2 + \dots + L_N$$

- HIGH-ORDER STABLE OPERATION is ensured by cascading low-order stages ($L_i = 1, 2$).
- Relationships among ECL and $\Sigma\Delta$ to be fulfilled for perfect cancellation (NOISE LEAKAGE).

$d > 1$, interstage coupling

$$P_Q \cong d_{2N-3}^2 \cdot \frac{\Delta_N^2}{12} \cdot \frac{\pi^{2L}}{(2L+1)OSR^{(2L+1)}}$$

Systematic loss of resolution, but:

- Smaller than for single loops
- Independent of OSR


MASH $\Sigma\Delta$ Ms

- ▼ Each stage re-modulates a signal containing the quantization error in the previous one.
- ▼ Digital processing is used to cancel out all quantization errors, but that in the last stage.

$$NTF_i(z) = 0 \quad , i = 1, \dots, N-1$$

- Small spread of analog coeffs
- ECL can be easily implemented
- Performance close to ideal
- Suited at low oversampling

DT- $\Sigma\Delta$ Ms: High-order cascade $\Sigma\Delta$ modulators



Analog	Digital	
$g_2' = 2g_1'g_2$	$d_0 = \frac{g_3'}{g_1'g_2g_3} - 1$	$H_1(z) = z^{-2}$
$g_4' = 2g_3''g_4$	$d_1 = \frac{g_3''}{g_1'g_2g_3}$	$H_2(z) = (1-z^{-1})^2$


2-2 $\Sigma\Delta$ [Kare90]
4th-order 2-stage cascade

Noise leakage precludes the cascading of a large number of stages to be practical


- 1-1-1 $\Sigma\Delta$ [Mats87]
- 2-1 $\Sigma\Delta$ [Longo88]
- 2-2-1 $\Sigma\Delta$ [Vleu01]
- 2-1-1-1 $\Sigma\Delta$ [Rio00]
- 2-2-2 $\Sigma\Delta$ [Dedic94]

2-1-1 $\Sigma\Delta$ [Yin94]
4th-order 3-stage cascade

Analog	Digital	
$g_2' = 2g_1'g_2$	$d_0 = \frac{g_3'}{g_1'g_2g_3} - 1$	$H_1(z) = z^{-1}$
$g_4' = g_3''g_4$	$d_1 = \frac{g_3''}{g_1'g_2g_3}$	$H_2(z) = (1-z^{-1})^2$
	$d_2 = 0$	$H_3(z) = z^{-1}$
	$d_3 = \frac{g_4''}{g_1'g_2g_3g_4}$	$H_4(z) = (1-z^{-1})^3$




DT- $\Sigma\Delta$ Ms: Multi-bit $\Sigma\Delta$ modulators



- ▼ Increased dynamic range
 B can trade for OSR (wideband)
- ▼ Better stability properties
More aggressive high-order $NTFs$

▼ DAC non-linearities are directly added to the input
The linearity of the $\Sigma\Delta M$ will be no better than that




FULL-PARALLEL ADC/DAC
(Typically $B < 6$)

DAC linearity limited by component mismatch


POSSIBLE APPROACHES

- ➔ Correcting DAC errors
 - Element Trimming
 - Analog Calibration
 - Digital Correction
- ➔ Decorrelating DAC errors from the input
 - DEM techniques
- ➔ Introducing DAC errors at a non-critical position
 - Dual quantization

DT- $\Sigma\Delta$ Ms: Multi-bit $\Sigma\Delta$ modulators



- ▼ Increased dynamic range
B can trade for *OSR* (wideband)
- ▼ Better stability properties
More aggressive high-order *NTFs*
- ▼ DAC non-linearities are directly added to the input
The linearity of the $\Sigma\Delta$ M will be no better than that



Dynamic Element Matching (DEM)


- Elements selected to make DAC errors independent of the input signal
- Algorithms that try to average the error in each DAC level to zero (to push DAC errors to high freq.)
 - ▼ Randomization: Distortion transforms into white noise
 - ▼ Rotation: Distortion moves out of band (CLA)
 - ▼ Mismatch-shaping: 1st/2nd order (ILA, DWA, DDS)

DT- $\Sigma\Delta$ Ms: Dual-quantization $\Sigma\Delta$ modulators




Dual Quantization

- Combines 1-bit and multi-bit quantizers (linearity/reduced error)



Concept applied to single-loop $\Sigma\Delta$ Ms [Hair91]


- Improved stability
- Noise leakage




- L-0 cascade $\Sigma\Delta$
- Suffers from noise leakage
- Multi-bit quantization does not improve stability

Concept applied to cascade $\Sigma\Delta$ Ms [Bran91]


- Multi-bit quantization usually applied only in the last stage
- DAC errors shaped by $L-L_N$ Relaxes DAC requirements
- Noise leakage (inherent to cascades)





DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ modulators – IF digitization



DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ modulators



$$Y(z) = S_{TF}(z)X(z) + N_{TF}(z)E(z)$$



$$H_{bp}(z) = \left[\frac{N_{RES}(z)}{(1 - z^{-1}z_n)(1 - z^{-1}z_n^*)} \right]^L \quad (z_n = e^{2\pi f_n T_s})$$




$$(N_{RES}(z) + (1 - z^{-1}z_n)(1 - z^{-1}z_n^*) = 1) \Rightarrow N_{TF}(z) = [1 - 2\cos(2\pi f_n T_s)z^{-1} + z^{-2}]^L$$

DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ modulators





$$P_Q \equiv \frac{(\sin[2\pi f_n T_s])^{2L} \pi^{2L} X_{FS}^2}{12(2^N - 1)^2 (2L + 1) M^{(2L + 1)}}$$

$$DR \equiv \frac{3(2^N - 1)^2 (2L + 1) M^{2L + 1}}{2\pi^{2L} (\sin[2\pi f_n T_s])^{2L}}$$





DT- $\Sigma\Delta$ Ms: Bandpass $\Sigma\Delta$ Ms – Signal band location



• **Optimum location** for $f_n = f_s/4$ (at the middle of Nyquist band)

- ◆ Forward path (analog) modulator filter realization can be simplified
- ◆ Simplifies LP-to-BP transformation, $z^{-1} \rightarrow -z^{-2}$
- ◆ Digital mixing to baseband is notoriously simplified:
 $\cos(2\pi f_{IF} n T_s) = 1, 0, -1, 0, 1, 0, \dots$

DT- $\Sigma\Delta$ Ms: LP-to-BP transformation method



$$S_{TF} = z^{-L}$$


$$N_{TF} = (1 - z^{-1})^L$$

$$SNR_Q = \frac{12(2^B - 1)^2 (2L + 1) M^{2L+1}}{8\pi^{2L}}$$



$$S_{TF} = (-z^{-2})^L$$

$$N_{TF} = (1 + z^{-2})^L$$

DT- $\Sigma\Delta$ Ms: LP-to-BP transformation method






DT- $\Sigma\Delta$ Ms: LP-to-BP transformation method



DT- $\Sigma\Delta$ Ms: Bandpass SD Modulators




Other BP- $\Sigma\Delta$ M architectures




DT-ΣΔ Ms: Βανδπάσσο ΣΔ ADCs - Decimation



Bandpass decimation




Efficient decimation




Discrete-Time $\Sigma\Delta$ Ms

- ◆ DT loop filter
- ◆ All internal signals are DT
- ◆ Sampling at the input




Continuous-Time $\Sigma\Delta$ Ms

- ◆ CT front (loop filter) part
- ◆ DT back (quantizer) part
- ◆ Sampling inside the loop



CT- $\Sigma\Delta$ Ms: Basic concepts



□ Pros of CT- $\Sigma\Delta$ Ms

- ◆ Implicit anti-aliasing filter
- ◆ Less impact of sampling errors
- ◆ No input switches – potentially better for low-voltage supply
- ◆ No “settling” error at the loop filter circuitry
- ◆ Potentially larger operation speed with less power consumption
- ◆ No sampling of the noise at the input capacitors
- ◆ Reduced digital noise coupling

□ Counters of CT- $\Sigma\Delta$ Ms


- ◆ Very involved dynamic due to the combination of non-linearity, CT and DT
- ◆ larger impact of circuit non-linearities
- ◆ Time constant tuning is needed for correct loop filtering
- ◆ Large sensitive to time uncertainty (“jitter”)

CT- $\Sigma\Delta$ Ms: Basic concepts




Linear analysis of CT- $\Sigma\Delta$ Ms, assuming [Bree01]:


- ◆ Linear model for the quantizer
- ◆ DAC gain is unity in the signal bandwidth



$$Y(f) \equiv \frac{H(f)}{1 + H(f)} \cdot X(f) + \frac{1}{1 + H(f)} \cdot E(f)$$



Example: L th-order, B -bit single-loop architecture




$$Y(f) \equiv \frac{g_1}{g'_1} \cdot X(f) + (2\pi j f \tau)^L \cdot E_q(f) \quad \Rightarrow \quad DR = \frac{3(2^B - 1)^2 (2L + 1) M^{2L + 1}}{2\pi^{2L}}$$

CT- $\Sigma\Delta$ Ms: Synthesis methods




DT-to-CT synthesis method: pulse invariant transformation (freq. domain)

- Find an equivalent DT $\Sigma\Delta$ M that fulfils the required specifications
- Based on a DT-to-CT equivalence [Cher00]



DAC	$H(z)$	$H(s)$
NRZ	$\frac{z^{-1} \cdot (1 - z^{-1})}{1 + z^{-2}}$	
RZ	$\frac{\left(1 - \frac{\sqrt{2}}{2}\right) \cdot z^{-1} - \left(\frac{\sqrt{2}}{2}\right) \cdot z^{-2}}{1 + z^{-2}}$	$\frac{\omega_o \cdot s}{s^2 + \omega_o^2}$
HRZ	$\frac{\frac{\sqrt{2}}{2} \cdot z^{-1} - \left(1 - \frac{\sqrt{2}}{2}\right) \cdot z^{-2}}{1 + z^{-2}}$	


Open-loop configuration



$$\frac{X_1(z)}{Y(z)} = z \left[L^{-1} [DAC(s)H(s)] \Big|_{t=nT_s} \right]$$

DT-to-CT synthesis method: State-Space Representation (time domain)

- Operation of the loop filter is described by state-space equations
- Can be applied to an arbitrary feedback DAC waveform [Olia03b]



$$\begin{aligned} \frac{d\mathbf{x}(t)}{dt} &= \mathbf{F}\mathbf{x}(t) + \mathbf{G}r(t) \\ w(t) &= \mathbf{C}\mathbf{x}(t) \end{aligned}$$

Equivalent DT system

$$\begin{aligned} \mathbf{x}[n+1] &= \mathbf{A}\mathbf{x}[n] + \mathbf{B}y[n] \\ w[n] &= \mathbf{C}\mathbf{x}[n]. \end{aligned}$$

$$\mathbf{A} = e^{\mathbf{F}T}$$


$$\mathbf{B} = \left[\int_0^T e^{\mathbf{F}(T-\lambda)} h_{da}(\lambda) d\lambda \right] \mathbf{G}$$

$$\mathbf{x}(t) = e^{\mathbf{F}(t-t_0)} \mathbf{x}(t_0) + \int_{t_0}^t e^{\mathbf{F}(t-\lambda)} \mathbf{G}r(\lambda) d\lambda.$$

$$\mathbf{x}[n+1] = e^{\mathbf{F}T} \mathbf{x}[n] + y[n] \int_0^T e^{\mathbf{F}(T-\lambda)} \mathbf{G}h_{da}(\lambda) d\lambda.$$

Application of DT-to-CT method to cascade CT $\Sigma\Delta$ Ms

- Every state variable and DAC output must be connected to the integrator input of the ulterior stages in the cascade [Ortm01]
- Increases the number of analog components (transconductors and amplifiers)



CT- $\Sigma\Delta$ Ms: Synthesis methods




□ Direct synthesis method [Bree01]

- ◆ Uses the desired NTF as a starting point, (as for the DT case)
- ◆ An Inverse Chebyshev distribution of the NTF zeros has advantages in terms of SNR and stability


□ Application to cascade architectures [Tort06]

- ◆ Optimum placement of poles/zeros of the NTF
- ◆ Synthesis of both analog and digital part of the cascade CT $\Sigma\Delta$ Modulator
- ◆ Reduced number number of analog components




Direct synthesis of cascade architectures (I) [Tort06]

- ◆ Sensitivity to mismatch (σ_m, C)
- ◆ A 2-1-1 example



DT-to-CT synthesis method




Direct synthesis method

CT- $\Sigma\Delta$ Ms: Synthesis methods



Direct synthesis of cascade architectures (II) [Tort06]



$$y_o(z) = \sum_{k=1}^m y_k(z) CL_k(z)$$

$$E_k(z) + \sum_{i=1}^{k-1} Z_{ik} y_i(z)$$

$$y_k(z) = \frac{E_k(z) + \sum_{i=1}^{k-1} Z_{ik} y_i(z)}{1 - Z_{kk}}$$


$$CL_k(z) = \frac{-Z_{km} CL_m}{1 - Z_{mm}}$$

$$[Z_{km} \equiv Z(L^{-1}(H_D F_{km})|_{nT_s})]$$

CT- $\Sigma\Delta$ Ms: Synthesis methods




■ A case study: A 12-bit@20MHz, 4-b, 2-1-1 CT $\Sigma\Delta$ M for VDSL [Tort06]



■ Direct synthesis method

Parameter	Value
R_{in}, R_{fb}	1k Ω
R_r	2.9k Ω
$k_{g2} \dots k_{g5}$	50 μ A/V
k_{g1}	500 μ A/V
k_{ff}	120 μ A/V
$k_{in2} \dots k_{in4}, -k_{fb2} \dots -k_{fb4}$	450 μ A/V
C_1	7.5pF
$C_2 \dots C_5$	1.875pF



General References



- [Bree01] L. Breems and J.H. Huijsing, *Continuous-Time Sigma-Delta Modulation for A/D Conversion in Radio Receivers*. Kluwer Academic Publishers, 2001.
- [Cherr00] J.A. Cherry and W.M. Snelgrove, *Continuous-Time Delta-Sigma Modulators for High-Speed A/D Conversion*. Kluwer Academic Publishers, 2000.
- [Enge99] J.V. Engelen and R. van de Plassche, *BandPass Sigma-Delta Modulators: Stability Analysis, Performance and Design Aspects*. Kluwer Academic Publishers, 1999.
- [Geer02] Y. Geerts, M. Steyaert and W. Sansen: "Design of Multi-bit Delta-Sigma A/D Converters". Kluwer, 2002.
- [Mede99] F. Medeiro, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Top-Down Design of High-Performance Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [Nors97] S.R. Norsworthy, R. Schreier, and G.C. Temes (Editors), *Delta-Sigma Data Converters: Theory, Design and Simulation*. IEEE Press, New York 1997.
- [Pelu99] V. Peluso, M. Steyaert, and W. Sansen, *Design of Low-Voltage Low-Power CMOS Delta-Sigma A/D Converters*. Kluwer Academic Publishers, 1999.
- [Rabi99] S. Rabi and B.A. Wooley, *The Design of Low-Voltage, Low-Power Sigma-Delta Modulators*. Kluwer Academic Publishers, 1999.
- [Rio06] R. del Río, F. Medeiro, B. Pérez-Verdú, J.M. de la Rosa and A. Rodríguez-Vázquez, *CMOS Cascade Sigma-Delta Modulators for Sensors and Telecom: Error Analysis and Practical Design*. Springer, 2006.
- [Rodr03] A. Rodríguez-Vázquez, F. Medeiro and E. Janssens, *CMOS Telecom Data Converters*. Kluwer Academic Publishers, 2003.
- [Rosa02] J.M. de la Rosa, B. Pérez-Verdú, and A. Rodríguez-Vázquez, *Systematic Design of CMOS Switched-Current Bandpass Sigma-Delta Modulators for Digital Communication Chips*. Kluwer Academic Publishers, 2002.
- [Shoa95] O. Shoaie, *Continuous-Time Delta-Sigma A/D Converters for High Speed Applications*. Ph.D. Dissertation, Carleton University, 1995.