



# *mmW Design in Silicon*


Didier Belot, STMicroelectronics  
Didier.belot@st.com

- Target applications for the Millimeter-wave frequency band
- Silicon technologies to address mmW complete solutions
  - Active devices on bulk and SOI technologies
  - Passive devices
- Silicon integrated solutions for mmW circuits
  - LNA mmW designs
  - Down-conversion mixers for mmW
  - Voltage controlled oscillators for mmW
  - Power amplifiers for mmW
  - mmW Assembly
- **Conclusions**

- Target applications for the Millimeter-wave frequency band
- Silicon technologies to address mmW complete solutions
  - Active devices on bulk and SOI technologies
  - Passive devices
- Silicon integrated solutions for mmW circuits
  - LNA mmW designs
  - Down-conversion mixers for mmW
  - Voltage controlled oscillators for mmW
  - Power amplifiers for mmW
  - mmW Assembly
- **Conclusions**

# Why the millimeter-wave (mmW) band?

- 30GHz to 300GHz frequency band ↗ **larger bandwidth**
  - E.g. 5% of 60GHz is 3GHz, while of 6GHz is 300MHz
  - Enhances communications with very high speed data rate
- 10mm down to 1mm wave-length band ↗ **reduced size antenna**
  - Enhances reduced area SiP/SoC integration
  - Better resolution for radar or imaging applications



# Bandwidth Considerations




<b>Standards / Bands</b>	<b>Central Frequency</b>	<b>Bandwidth</b>	<b>BW/Fc</b>
GSM	900MHz	25MHz	~ 3%
DCS	1800MHz	25MHz	~ 1.5%
WCDMA B1	2150MHz	60MHz	~ 3%
BlueTooth / 802.11b/g	2400MHz	80MHz	~ 3%
UWB MBO	4GHz	500MHz	12.5%
802.11a	5GHz	Max 100MHz	Max 2%
802.15.3c*	60GHz	~ 7GHz	~ 12%
ACC 77GHz	77GHz	1GHz	~ 1.5%
UWB 79GHz	79GHz	4GHz	~ 5%

<b>Bands</b>	<b>Frequency range</b>	<b>Vacuum <math>\lambda</math> range</b>	<b>Silicon <math>\lambda</math> range (*)</b>
L Band	1 To 2 GHz	15 To 30cm	6 To 20cm
S Band	2 To 4 GHz	7.5 To 15 cm	3 To 10 cm
C Band	4 To 8 GHz	3.75 To 7.5 cm	1.5 To 5 cm
X Band	8 To 12 GHz	2.5 To 3.75 cm	1 To 2.5 cm
K <sub>u</sub> Band	12 To 18 GHz	1.6 To 2.5 cm	0.6 To 1.7 cm
K Band	18 To 26 GHz	11.5 To 16.6 mm	4.5 To 11 mm
K <sub>a</sub> Band	26 To 40 GHz	7.5 To 11.5mm	3 To 7.5 mm
Q Band	30 To 50 GHz	6 To 10mm	2.3 To 6.3 mm
U Band	40 To 60 GHz	5 To 7.5 mm	2 To 5 mm
V Band	46 To 56 GHz	5.3 To 6.5 mm	2.1 To 4.2 mm
W Band	56 To 100 GHz	3 To 5.3mm	1.2 To 3.5mm


*(\*) Hypothesis : Silicon  $\epsilon_R = 3.2$  To  $4.7$*

- High data-rate communications
  - Last Inch applications (57 to 66GHz bands)
    - Wireless HDMI video streaming
    - Short Range Ultra fast file transfer
  - Last Mile applications (71-76GHz, 81-86GHz licensed E-bands)
    - Telecom backhauls
- Low data-rate communications (94GHz, >100GHz bands)
  - Sensor network applications
- Automotive applications
  - Radar items:
    - Long range radar (ACC) (76-77GHz bands)
    - Short range radar (Stop & Go) (77-81GHz bands)
  - Ground to vehicle and vehicle to vehicle links  
(see HDR communications)
- Optical communications
- Chip to chip wireless communications


# Example 1: Indoor network scenario and interfacing to the outdoor network



- Rain attenuation  $\sim 5\text{dB/km}$  in the 60GHz band
- Atmospheric oxygen absorption:  $17\text{dB/km}$  in the 57 to 64GHz band



- short-range radio links with excellent immunity to blockers and intrusions
- frequency re-use (larger number of users)



# Focus 1: Wireless HDMI Application Fields




Communications between nomadic devices (such as pocket HD, ...)

Communications between/with mobile devices such as: digital (still) cameras, mobile phones, PDAs

HD video transmission on home TV's

## HDMI Data Rate




ITEM	Dial up	Broadband	Wireless LAN				W PAN	Gigabit	
			11.b	11.a	11.n	11.n	UWB	1 Gbits	2,5 Gbits
Data Rate	55 kbits	1,5 Mbits	11 Mbits	55 Mbits	100 Mbits	400 Mbits	500 Mbits	1 Gbits	2,5 Gbits
Complete work of Skakespeare (5 Mbytes)	12 min	27 sec	3,6 sec	0,8 sec	0,4 sec	0,1 sec	0,08 sec	0,04 sec	0,016 sec
CD-ROM (650 Mbytes)	1,1 days	58 min	7,8 min	1,6 min	52 sec	13 sec	10,4 sec	5,2 sec	2,1 sec
120 minute movie - TV quality (1 Gbyte)	1,7 days	1,5 hrs	12 min	2,4 min	1,4 min	21 sec	16 sec	8 sec	3,2 sec
120 minute movie - DVD (4.2 Gbytes)	6,9 days	6,2 hrs	50 min	10,2 min	5,6 min	1,4 min	1,12 min	34 sec	13,5 sec

# 60GHz Bands Licensing



- Several task groups work towards standardization:
  - IEEE 802.15.3c
  - ECMA TC48 in WiMedia frame
  - WirelessHD



# On-going standardization in the 60GHz Band




<b>Group</b>	<b>Forecast ed by:</b>	<b>Characteristics</b>	<b>Web link</b>
IEEE 802.15.3c (TG3c)	May 2009	PHY layer Standard based on millimeter waves. Target band-pass is 1-2 Gbit/s	<a href="http://www.ieee802.org/15/pub/TG3c.html">www.ieee802.org/15/pub/TG3c.html</a>
ECMA – TC48 (ex TC32-TG20)	Mid 2009	PHY+MAC Standard, low power, data rate 2-10 Gbit/s retro-compatible with HDCP part of HDMI	<a href="http://www.ecma-international.org/memento/C48-M.html">www.ecma-international.org/memento/C48-M.html</a>
WiMedia		Alliance which standardizes the UWB communications protocols. For the 60GHz band it is synchronized with TC48.	<a href="http://www.wimedia.org">www.wimedia.org</a>

- Data rate should be between 50Mb/s and 6Gb/s
- The channel size should be:
  - 1 GHz for Half rate approach
  - 2GHz for Full rate approach
- Two options are examined for the Modulation scheme:
  - Single Carrier: OOK, BPSK, GMSK, QPSK, 8QAM, 16QAM...
  - OFDM: BPSK, QPSK, 16QAM, 64QAM
- About the Antenna set-up:
  - Directive
  - Beam Forming
- So far, Impulse Radio seems to be abandoned for Device to Device communications

Alternative Access  
Access Diversity  
Disaster Recovery

Wireless Backhaul  
2G – 3G – 4G  
WiFi – WiMAX




71 – 76 GHz ; 81 – 86 GHz; 92 – 95 GHz Bands  
For 1 to 2 Km applications


# Focus 2: Point to point link in an Intelligent Transport System




- Point-to-point links in the backbone of the Intelligent Transport System (ITS)
- Typical distance between ITS Road Side Equipment (RSE) to RSE is 300m.



# Atmospheric Absorption in 70GHz – 95GHz



From 70 to 95 GHz, oxygen absorption negligible less than 1 dB/km



Light rain < 1 dB/km  
Heavy rain = 10 dB/km  
Downpour = 30 dB/km

Sand, dust, fog, snow, etc have no significant effect attenuation at mm-waves

- US FCC Allowance:
  - 3 Allowed Bands:
    - 71-76 GHz; 81-86 GHz ; 92-95 GHz
  - Emitted Isotropic Radiated Power:
    - 55 dBW EIRP at 50 dB antenna gain
    - 41 dBW EIRP at 43 dB antenna gain
- European regulatory status:
  - 2 Bands approved by European regulators (EU and CEPT):
    - 71-76 GHz; 81-86 GHz
- World Wide regulatory status:
  - Goal is worldwide common radio band Goal is worldwide common radio band and spectrum rules.
  - Positive Feedback from Bahrain, Jordan, Australia, South Africa, Ghana, Nigeria, India, China, Brazil, Mexico, Canada

# Example 3: Automotive applications contributing to road safety



## For Safe speed & Safe following:

- Communication technologies to improve the detection, locating and evaluation of hazards
- New sensorial devices integrating obstacle detection and communication

## For Lateral Support & Driver Monitoring:


- Lane-keeping support system for situations with poor road and environmental conditions


## For Intersection Safety:

- Concepts for sensors and communication aimed to road markings and crossing traffic recognition


## For Vulnerable Road Users & Collision Mitigation:

- Active 3D sensor technology for pre-crash and blind spot surveillance
- Location and classification of obstacles (cars, pedestrians, bikes, etc.)





Long Range 77GHz and Short Range UWB 79GHz Radars



Communicating Vehicle in 60GHz or 79GHz Bands with absolute Positioning GPS or Galileo

# Atmospheric Attenuation


From 77 to 81 GHz, oxygen absorption is negligible less than 1 dB/km

Light rain < 1 dB/km

Heavy rain = 10 dB/km

Downpour = 30 dB/km

Sand, dust, fog, snow, etc have no significant effect attenuation at mm-waves




- US FCC and ETSI Allowances:
  - 3 Allowed Bands for Automotive Radar:
    - 24 GHz (SRR) (up to 2012 in Europe: contest from Telecom and Spatial industries)
    - 76-77 GHz (LRR)
    - 77-81 GHz (SRR)
  - Emitted Isotropic Radiated Power in Europe:
    - 42 to 55 dBm EIRP for Short Range Radar
    - 55 dBm EIRP for Long Range Radar
  - 3 Allowed Bands for Car to Car Communications
    - 5-6 GHz with a contest from telecom industry
    - 64 GHz
    - 77-81 GHz
- World Wide regulatory status:
  - The 3 Radar Bands are allowed, and the 3 Car to Car too, up now.

# Example 4: Emerging mmW imaging



[www.millivision.com/images/HandHeldNew.jpg](http://www.millivision.com/images/HandHeldNew.jpg)



- Security non-intrusive investigations
- Medical/biological imaging
- 94GHz and 120GHz Bands are allowed by FCC
- No standardization yet defined


- Target applications for the Millimeter-wave frequency band
- Silicon technologies to address mmW complete solutions
  - Active devices on bulk and SOI technologies
  - Passive devices
- Silicon integrated solutions for mmW circuits
  - LNA mmW designs
  - Down-conversion mixers for mmW
  - Voltage controlled oscillators for mmW
  - Power amplifiers for mmW
  - mmW Assembly
- **Conclusions**

# How did we get to Silicon technologies for mmW designs?



- mmW market held since decades by the III-V semiconductors
  - Niche market w.r.t. the total market volume in all SC industry
  - III-V SC show high manufacturing cost and reduced integration scale
- Since several years, full Silicon technologies become the technology integration platforms for mmW
  - **Technical Enabler**: the very high frequency performances of Si active devices
  - **Marketing Enabler**: the need for low-cost consumer products in the mmW frequency range


- SiGe-C HBT:
  - 130nm HBT mmW technology.
- Nanometric CMOS Bulk:
  - 65 nm CMOS LP technology.
- SOI CMOS :
  - 65 nm CMOS LP HR SOI technology.



Cross Section

Substrate Resistivity: Medium resistivity ( $\sim 10 \Omega \cdot \text{cm}$ )  $\rightarrow$  substrate losses



Solution: High Altitude Thick metal layers (2) to reduce drastically the substrate losses




SEM Pictures

High  $F_t$  and  $F_{max}$  transistors: up to 400GHz in research step.


# 130nm node SiGe:C HBT devices RF performances




- Devices developed on purpose for high frequency/high speed operation mode
- High speed performance:  $f_T > 200\text{GHz}$ ,  $f_{max} > 300\text{GHz}$  obtained with FSA E-B architectures and HP collector
- Advantages over CMOS 65nm node: lower  $1/f$  noise, higher  $Z_{out}$ , higher voltage capability for a given speed
- $f_{max}$  has reduced sensitivity to layout parasitics



- Peak  $f_T$  occurs for different collector current densities across the technology nodes



65nm LP SOI technology  
*STMicroelectronics*



65nm LP Bulk technology  
*STMicroelectronics*

Medium resistivity ( $\sim 10 \Omega\cdot\text{cm}$ ) in bulk technologies  $\rightarrow$  substrate losses  
High resistivity ( $\sim 1 \text{ K}\Omega\cdot\text{cm}$ ) cannot be used in case of bulk due to latch-up issues


- Solution: very good isolation and reduced losses thanks to High Resistivity substrates possible only on SOI

# For a given CMOS technology node, LP or HP for RF applications ?



	LP 65nm	HP 65nm
Lg (nm)	~ 60	~ 32
max Jg(A/cm <sup>2</sup> )	~ 0.025	~ 40
Istandby SRAM bitcell @ Vdd ~ 0.6V	<10pA/μm	> 1nA/μm

- High Performance (HP) processes optimizations=>for increased speed:
  - Lower nominal gate length
  - Gate oxide much thinner for HP → higher gate leakage
- Consequences for HP:
  - Large Standby power
- **RF circuits are used mainly in portable products where the standby leakage is critical for the battery life**
- a mixed HP/LP process ? A two nominal gate lengths and Double Gate Oxide Process would increase too much the cost for portable products.
- **Conclusion: a pure LP process is mandatory**



- CMOS transistor architecture down to 65nm node: still uses poly gate,  $\mu_{n,p}$  increased using several technology solutions

- Devices developed for digital applications and then fairly optimized for analog/RF


- In 65nm node,  $f_T$  values reaches 150GHz for LP devices and 200GHz for GP ones

## LP and GP devices

$$f_T \propto 1/L_g^\alpha \quad (\alpha \sim 1)$$

- Bulk AND SOI devices show similar HF performances:
  - SOI FB CMOS suffers from Kink effect, but in HF has same characteristics as a identical layout bulk device
  - SOI BC CMOS is penalized in HF by their specific layout (Rg/ and Cgs /)

# Evolution of $f_T$ through CMOS technology nodes several foundries



# Deep submicron technologies – Limitations to $g_m$ increase




$$g_m \propto 1/L_g$$

$$g_m \propto 1/tox$$

$$g_m \propto \mu$$


Reduced tox  
↓  
Gate tunneling current




- $G_m$  increases with reducing  $L_g$  but  $g_m$  is also degraded for advanced technologies:
- ***tox does not decrease as expected for a good scaling with  $L_g$ , due to gate leakage***
- ***Mobility degradation by doping increase***, especially to ensure Low leakage devices in a Low Power low standby current technology (less critical in the case of very Low  $v_T$  devices)
- ***Source and drain resistances increase*** due to thinner Low Doped Drain regions (same LDD depth for bulk and PD SOI technologies – thinner for ultra-thin FD SOI!)

- different “strain techniques” to increase mobility : Stress Memory Techniques (SMT), SiGe source-drain, stress liners, ...
- use 45° rotated substrate (but valid only to increase mobility of PMOS)
- high K to limit gate leakage and decrease effective electrical gate oxide
- ultra thin SOI film to reduce doping level ( $v_T$  definition by metal gate work-function) but gate material issue to get low  $v_T$  and high  $v_T$  at the same time and influence of ultra thin SOI film + high k on mobility and low frequency noise not yet well known

# Bulk and SOI CMOS devices: $f_{max}$ feature



# Influence of MOS transistor layout over $f_T$ and $f_{max}$ parameters



Transistor size:  $n*(N_f*W_f*L_g)$  in  $\mu m$



$n$  = number of transistor cells in parallel

$W_f$  = finger width

$N_f$  = number of transistor fingers per cell


$L_g$  = gate length

- **Optimal  $W_{finger} \leq 5\mu m$**
- **Double sided gate access**




- Multi-finger approach
  - Transistor divided into 2 equal parts
  - Double gate contacts
  - $Z_0$  matched coplanar access is insured
- B. Martineau, et al., ESSCIRC 2007*

- Array layout approach
  - Double gate contacts
  - Multi-path and circular interconnect for gate, drain and source connections
- B. Heydari, et al., ISSCC 2007*




- $NF_{min}$  is a linear function of frequency – it is a very difficult measurement in terms of accuracy (de – embedding is very complex in high frequency range)
- $NF_{min}$  is degraded by high gate & source resistance  $\Rightarrow NF_{min}$  is dependent on layout
- No difference between bulk and SOI for same parasitic resistances and same  $g_m$


# CMOS scaling features for mmW design



**Peak  $f_T$  @ 0.3mA/ $\mu$ m**





**Peak  $f_{max}$  @ 0.2mA/ $\mu$ m**



**Opt  $NF_{min}$  @ 0.15mA/ $\mu$ m**

- Constant current density bias  $\Rightarrow$  design robust to  $I_{DS}$  variation
- Compliant with design porting from one technology node to another



# HBT and CMOS Comparison



- Current difference for the peak value of  $f_T$
- @ 40GHz, NF behavior better for MOS than for bipolar; trend reversed over 60GHz
- For a given  $f_{max}$ , better performance of the bipolar for large signal operation
- **Both types of devices are suited for mmW design with industrial margin**

- **General trend:** when moving from one technology node to another
  - vertical shrink of Me and dielectric thickness
  - reduction of the Me pitch
- **Consequences:**
  - Lumped elements (inductors): larger ohmic and substrate losses
  - Distributed elements (Tlines): attenuation constant degradation
- **Possible solutions:**
  - Use mmW dedicated BEOL (e.g. 3 thick Me layers + thick IMD)  
↗ *drawback:* application dedicated process
  - Use digital BEOL with max number of Me layers (e.g. 10 Me layers)  
↗ *drawback:* cost
  - Increase the substrate resistivity (e.g SOI HR)  
↗ *drawback:* cost & specific process



- Vertical shrink of BEOL imposes drastical layout design rules in terms of:
  - Me density per given square area
  - Electromigration rules (esp. High temperature)
- DRM not very friendly for mmW Tline designer!
- The use of EM simulators is mandatory



# Example of complex lumped/distributed elements simulation with EM tool




- Passive device modeling on nanometer technologies up to mmW range:
  - inductors
  - transformers
  - transmission lines
- Unique and accurate technology file compliant with foundries DRM
- Layout preprocessing for easier setup
- High computation speed thanks to parallel data processing



*Courtesy to V. Poisson, Agilent Technologies*

# Measured attenuation constants for 50Ω Tlines



Charac. impedance :  
Zc # 50 Ω

CMOS65 (6M1T) M6+AI / M1+M2  
MS: w=2.4μm/h=1.74μm

BiCMOS9 (6M1T) M6+AI / M1+M2  
MS: w=5.0μm/h=5.70μm

CMOS65 (7M2T) M7+AI / M1+M2  
MS: w=4.3μm/h=3.24μm

CMOS90 (7M2T) M7+AI / M1+M2  
MS: w=6.0μm/h=4.06μm

CMOS65 SOI (6M1T) M6+AI  
CPW: w=12μm/s=5μm

CMOS120- SOI (6M1T) M1 to Al  
CPW: w=26μm/s=22μm

BiCMOS9MW (6M3T) M6+AI / M1+M2  
MS: w=12μm/h=7μm


Above IC BCB Cu (t=2μm)  
MS: w=24μm/h=10μm

Digital deep subμ  
BEOL


mmW dedicated  
BEOL

# HR SOI performances up to 100 GHz

- Specific HR SOI CPW stacking all the metallizations has been realized and characterised up to 110 GHz




CPW cross section



Dimension of the stacked CPW line:  $w = 26 \mu\text{m}$ ,  $s = 22 \mu\text{m}$

- The obtained performances are:  $\alpha \sim 0.5 \text{ dB/mm @ } 50 \text{ GHz}$

# G band (140 – 200 GHz) CPW TL performances on SOI



- × alpha extracted from measurement
- first derivative of beta extracted from measurement
- Heinrich model prediction

**attenuation in dB/mm and  
constant propagation  
characteristic for a CPW  
transmission line realized on HR  
SOI with  $s = 10 \mu\text{m}$  and  $g = 5 \mu\text{m}$**


$\alpha \sim 1.5 \text{ dB/mm @ 200 GHz on HR SOI}$

Not feasible in bulk

- Target applications for the Millimeter-wave frequency band
- Silicon technologies to address mmW complete solutions
  - Active devices on bulk and SOI technologies
  - Passive devices
- Silicon integrated solutions for mmW circuits
  - LNA mmW designs
  - Down-conversion mixers for mmW
  - Voltage controlled oscillators for mmW
  - Power amplifiers for mmW
  - mmW Assembly
- **Conclusions**

- Both for HDR Wireless communications and for radar applications, the heterodyne architecture is commonly used
- Non-exhaustive overview of critical building blocs of such an architecture:
  - Low Noise Amplifiers
  - Down-conversion mixers
  - Voltage Controlled Oscillators
  - Power Amplifiers

# Millimeter Wave Design Methodology



- Example: Agilent Momentum is used in the standard flow from *virtuoso* CADENCE environment

Courtesy to V. Poisson, Agilent Technologies  
and L. David, STMicroelectronics

- Designs use either NMOS or HBT devices, in a cascade of simple amplification stages (typically 2 to 4)
- **Cascoded stages:**
  - **Pros:** easy to match simultaneously for noise and impedance, unconditionally stable (thus easy to measure!)
  - **Cons:**
    - NMOS: MAGNMOS < 10dB @ above 60GHz ↗ several stages ↗ increased equivalent NF
    - HBT: Enough room for 2 EB stacked junctions
- **Common source/emitter stages:**
  - **Pros:** better NF
  - **Cons:** potentially unstable; NMOS reliability at  $V_{ds}=V_{dd}$ .
  - Use S/E degeneration in order to enhance linearity/stability, but loose some gain
- **Biasing:** CPW and/or  $\mu$ strip lines
  - Serve for electrical biasing, impedance matching, and ESD strategy.
  - MOM capacitors used for AC decoupling of each individual stage

# mmW State of the art LNA Solutions



$$FOM_{LNA} = \frac{G \cdot IIP_3 \cdot f}{(NF - 1) \cdot P_{DC}}$$

LNA features	[6]	[5]	[14]	[17]	[19]	[15]	[58]	[59]	[44]
Frequency (GHz)	80	62	61.3	58	40	64	61.5	59	58
Gain (dB)	7.2	12.2	17.9	14.6	9.5	15.5	14.7	12	15
Noise Figure (dB)	5.7	6	5.2	5.5	4	6.5	4.5	5	4.4
$IIP_3$ (dBm) (recalc.)	6.25	14	-6.5	-6.8	4.5	-6.2	-8.5	-2	-8.4*
DC power (mW)	70	10.4	21.6	24	40.8	47.88	10.8	8.1	4
Process	65nm CMOS SOI	90nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	90nm CMOS	0.13um SiGe	0.13um SiGe	90nm CMOS
Area (mm <sup>2</sup> )	0.98	0.48	0.856	0.14	NA	0.52	0.54	0.9	0.14
QOM (GHz)	9.31	38	16.9	5.71	8.9	3.28	13.5	33.7	15.7

# mmW State of the art LNA Solutions





$$FOM_{LNA} = \frac{G \cdot IIP_3 \cdot f}{(NF - 1) \cdot P_{DC}}$$

LNA features	[6]	[5]	[14]	[17]	[19]	[15]	[58]	[59]	[44]
Frequency (GHz)	80	62	61.3	58	40	64	61.5	59	58
Gain (dB)	7.2	12.2	17.9	14.6	9.5	15.5	14.7	12	15
Noise Figure (dB)	5.7	6	5.2	5.5	4	6.5	4.5	5	4.4
$IIP_3$ (dBm) (recalc.)	6.25	14	-6.5	-6.8	4.5	-6.2	-8.5	-2	-8.4*
DC power (mW)	70	10.4	21.6	24	40.8	47.88	10.8	8.1	4
Process	65nm CMOS SOI	90nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	90nm CMOS	0.13um SiGe	0.13um SiGe	90nm CMOS
Area (mm <sup>2</sup> )	0.98	0.48	0.856	0.14	NA	0.52	0.54	0.9	0.14
Bandwidth (GHz)	9.31	38	16.9	5.71	8.9	3.28	13.5	33.7	15.7

# Example 1: Standard 90nm CMOS 62GHz LNA

B. Heydari, et al., ISSCC 2007



# mmW State of the art LNA Solutions




$$FOM_{LNA} = \frac{G \cdot IIP_3 \cdot f}{(NF - 1) \cdot P_{DC}}$$

LNA features	[6]	[5]	[14]	[17]	[19]	[15]	[58]	[59]	[44]
Frequency (GHz)	80	62	61.3	58	40	64	61.5	59	58
Gain (dB)	7.2	12.2	17.9	14.6	9.5	15.5	14.7	12	15
Noise Figure (dB)	5.7	6	5.2	5.5	4	6.5	4.5	5	4.4
$IIP_3$ (dBm) (recalc.)	6.25	14	-6.5	-6.8	4.5	-6.2	-8.5	-2	-8.4*
DC power (mW)	70	10.4	21.6	24	40.8	47.88	10.8	8.1	4
Process	65nm CMOS SOI	90nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	90nm CMOS	0.13um SiGe	0.13um SiGe	90nm CMOS
Area (mm <sup>2</sup> )	0.98	0.48	0.856	0.14	NA	0.52	0.54	0.9	0.14
1dB BW (GHz)	9.31	38	16.9	5.71	8.9	3.28	13.5	33.7	15.7


# Example 2: 65nm LP SOI CMOS 80GHz LNA



B. Martineau, et al., ESSCIRC 2007



Area =  $0.98\text{mm}^2$   
(incl. pads)



# mmW State of the art LNA Solutions



$$FOM_{LNA} = \frac{G \cdot IIP_3 \cdot f}{(NF - 1) \cdot P_{DC}}$$

LNA features	[6]	[5]	[14]	[17]	[19]	[15]	[58]	[59]	[44]
Frequency (GHz)	80	62	61.3	58	40	64	61.5	59	58
Gain (dB)	7.2	12.2	17.9	14.6	9.5	15.5	14.7	12	15
Noise Figure (dB)	5.7	6	5.2	5.5	4	6.5	4.5	5	4.4
$IIP_3$ (dBm) (recalc.)	6.25	14	-6.5	-6.8	4.5	-6.2	-8.5	-2	-8.4*
DC power (mW)	70	10.4	21.6	24	40.8	47.88	10.8	8.1	4
Process	65nm CMOS SOI	90nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	90nm CMOS	0.13um SiGe	0.13um SiGe	90nm CMOS
Area (mm <sup>2</sup> )	0.98	0.48	0.856	0.14	NA	0.52	0.54	0.9	0.14
1dB BW (GHz)	9.31	38	16.9	5.71	8.9	3.28	13.5	33.7	15.7

E. Cohen et al., RFIC 2008




Fig. 5. Schematic of 3 stage CS design with input inductor.





Fig. 6. LNA die 440 um x 320 um.

# mmW State of the art LNA Solutions



$$FOM_{LNA} = \frac{G \cdot IIP_3 \cdot f}{(NF - 1) \cdot P_{DC}}$$



The LNA design performances depends on the NFmin, (Ft) of the process and the Matching network:

mmW LNA is Designer dependent.

CMOS and SiGe performances are similar.

- **Active mixers topologies:**
  - NMOS or HBT devices, Gilbert cells, Gm-cells, single or balanced inputs for RF and LO
  - **Pros:** high conversion gain value, need for reduced LO power, good noise figure
  - **Cons:** important power consumption, limited linearity, wide-band LO and RF ports matching sometimes difficult to obtain
- **Passive (resistive) mixers topologies:**
  - NMOS transistor LO-pumped on the gate or on the source, RF applied on the drain, the gate or combined with the LO on the gate
  - **Pros:** very linear large signal behavior, zero DC power consumption (supports low supply voltage)
  - **Cons:** conversion losses, sometimes need for higher LO power w.r.t. active mixers, LO to RF isolation sometimes low
- **For both categories:** sometimes sub-harmonic mixers (1/2, 1/3 LO signal)

# mW State of the art Down-Conversion Mixers Solutions



Mixer features	[23]	[24]	[25]	[26]	[27]	[16]	[60]
Frequency (GHz)	60	60	9 to 31	27	24	60	160
Conv. Gain (dB)	-2	-11.6	-1.1	-10.3	13	-12.5	-22
LO power (dBm)	0	4	9.7	0	NA	8.7	-10
IIP3 (dBm)	IIP1: -3.5	16.5	3	12.7	NA	IIP1: 5	NA
LO to RF Iso. (dB)	-12	NA	-27	-24	NA	34	NA
DC power (mW)	2.4	NA			6 (core)	~ 0	50
Process	130nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	0.18um CMOS	65 nm CMOS	0.13um SiGe
Topology	Active Single Ended	Resistive Single Ended	1/2 LO source pumped resistive	Gate pumped resistive	Active single balanced	Resistive singly balanced	Double Balanced Gilbert

# Milliwatt State of the art Down-Conversion Mixers Solutions





Mixer features	[23]	[24]	[25]	[26]	[27]	[16]	[60]
Frequency (GHz)	60	60	9 to 31	27	24	60	160
Conv. Gain (dB)	-2	-11.6	-1.1	-10.3	13	-12.5	-22
LO power (dBm)	0	4	9.7	0	NA	8.7	-10
IIP3 (dBm)	IIP1: -3.5	16.5	3	12.7	NA	IIP1: 5	NA
LO to RF Iso. (dB)	-12	NA	-27	-24	NA	34	NA
DC power (mW)	2.4	NA			6 (core)	~ 0	50
Process	130nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	0.18um CMOS	65 nm CMOS	0.13um SiGe
Topology	Active Single Ended	Resistive Single Ended	1/2 LO source pumped resistive	Gate pumped resistive	Active single balanced	Resistive singly balanced	Double Balanced Gilbert

# Example 1: Digital 130nm CMOS active single gate mixer



*S. Emami, et al., RFIC 2005*



RF power: -25dBm  
IF: diff, 2GHz, 50Ω  
Mixer area = 1.6X1.7 mm<sup>2</sup>

# MilliW State of the art Down-Conversion Mixers Solutions





Mixer features	[23]	[24]	[25]	[26]	[27]	[16]	[60]
Frequency (GHz)	60	60	9 to 31	27	24	60	160
Conv. Gain (dB)	-2	-11.6	-1.1	-10.3	13	-12.5	-22
LO power (dBm)	0	4	9.7	0	NA	8.7	-10
IIP3 (dBm)	IIP1: -3.5	16.5	3	12.7	NA	IIP1: 5	NA
LO to RF Iso. (dB)	-12	NA	-27	-24	NA	34	NA
DC power (mW)	2.4	NA			6 (core)	~ 0	50
Process	130nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	0.18um CMOS	65 nm CMOS	0.13um SiGe
Topology	Active Single Ended	Resistive Single Ended	1/2 LO source pumped resistive	Gate pumped resistive	Active single balanced	Resistive singly balanced	Double Balanced Gilbert

# Example 2. Digital 90nm CMOS passive (resistive) gate-pumped mixer



*B.M. Motlagh, et al., IEEE M&W Comp. Letters, Jan. 2006*



IIP3 + 3dB if  $V_{ds}=150\text{mV}$  (power: 0.15mW)

IF: 2GHz, 50Ω

Mixer area = 2X2 mm<sup>2</sup>

# mmW State of the art Down-Conversion Mixers Solutions



Mixer features	[23]	[24]	[25]	[26]	[27]	[16]	[60]
Frequency (GHz)	60	60	9 to 31	27	24	60	160
Conv. Gain (dB)	-2	-11.6	-1.1	-10.3	13	-12.5	-22
LO power (dBm)	0	4	9.7	0	NA	8.7	-10
IIP3 (dBm)	IIP1: -3.5	16.5	3	12.7	NA	IIP1: 5	NA
LO to RF Iso. (dB)	-12	NA	-27	-24	NA	34	NA
DC power (mW)	2.4	NA			6 (core)	~ 0	50
Process	130nm CMOS	90nm CMOS	90nm CMOS	90nm CMOS SOI	0.18um CMOS	65 nm CMOS	0.13um SiGe
Topology	Active Single Ended	Resistive Single Ended	1/2 LO source pumped resistive	Gate pumped resistive	Active single balanced	Resistive singly balanced	Double Balanced Gilbert

# Example 1: 0.13 $\mu\text{m}$ SiGe:c BiCMOS double balanced Gilbert cell (part of a Trx)

E. Laskin, et al., RFIC 2007





Fig. 3. Down-convert mixer schematic.



IF: DC to 10GHz, 50 $\Omega$   
Mixer area < 0.2mm<sup>2</sup>




Fig. 4. Left: measured and simulated transformer  $S_{21}$ . Right: transformer layout and the  $2-\pi$  model obtained from ASITIC.

- The Mixer Design performances depend on the Mixer Architecture:
  - Passive Mixers will
    - Have very high linearity,
    - Have very low power consumption
    - Have Need High LO power
    - Have Conversion Losses
    - Be made only with MOS transistors.
  - Active Mixers will
    - Have poor linearity,
    - Have high power consumption
    - Have Need Low LO power
    - Have Conversion Gain
    - Be made either with MOS transistors or SiGe HBT
  - In order to improve the linearity in active Mixers, MOS can be used in the signal gain and Bipolar in the LO switches.

# mmW Voltage Controlled Oscillators Design Considerations



- Only fundamental mode oscillators treated here
- **Two principle schematics:**
  - Colpitts oscillators
  - Cross-coupled pairs with LC tank
- **Passive elements influence:** dedicated layout for (differential) varactors and inductors to improve Q-factor
- **Possible issue: the oscillator output power**
  - **Sol. 1:** low output power from the oscillating core + extra LO buffer
  - **Sol. 2:** increased power consumption in the oscillation core, no LO buffer ↗ improved overall phase noise behavior and power consumption
- **Wide frequency tuning range required:**
  - include PVT variations + communications standard band (e.g. unlicensed 60GHz US band: 6.6%)
  - Partial DCO structures could answer.

# mmW State of the art VCO Solutions



$$FOM_{VCO} = \left( \frac{f_0}{\Delta f} \right)^2 \cdot \frac{1}{L(f) \cdot P}$$

VCO features	[48]	[30]	[31]	[32]	[33]	[47]	[49]	[50]	[51]	[52]	[53]	[61]	[62]	[63]
Frequency (GHz)	56.5	77	60	51.6	28	62.1	60	70.1	54	40	60	96	42	21
Output Power (dBm)	-10	-13.8	-6.8	-30	NA	-15	NA	NA	NA	-8	-10	0.7	1	-6
Phase Noise (dBc/Hz)	-89	-100.3	-94	-85	-112.9	-95	-100	-106.4	-118	-100.2	-99	-101.6	-90	-113
At delta f (MHz)	1	1	1	1	1	1	1	10	10	1	1	1	1	1
DC power (mW)	9.8	37.5	9.6	1	12	3.9	1.9	5.4	7.2	27	15	133	13	130
Process	130 nm CMOS	90 nm CMOS	90nm CMOS SOI	130nm CMOS	130nm CMOS	130nm CMOS	90 nm CMOS	65nm CMOS SOI	65nm CMOS	0.18μm CMOS	65nm CMOS	0.13um SiGe	0.13um SiGe	0.25um SiGe
Area (mm <sup>2</sup> )	0.24	0.035	0.075	0.45	0.086	NA	0.015	0.027	0.23	0.625	0.05	0.12	0.4	0.1
FOM (dB)	174.5	182.3	179.75	179.25	190.9	184.95	193	175.7	184	177.9	182	180	171	178
Architecture	Cross Coupled LC	Colpitts	Cross Coupled LC	Cross Coupled LC	Cross coupled VCO	cross-coupled LC	Slow mode wave cross-coupled	Complem. LC cross-coupled	Cross Coupled LC	Standing wave mode	LC Cross Coupled DCO	Colpitts	Single ended CE	Colpitts Ballance
Tuning Range	9.80%	8.10%	14%	2.70%	6.70%	10%	0.20%	9.55%	11.50%	20%	17%	4.80%	NA	5.00%

# mmW State of the art VCO Solutions






VCO features	[48]	[30]	[31]	[32]	[33]	[47]	[49]	[50]	[51]	[52]	[53]	[61]	[62]	[63]
Frequency (GHz)	56.5	77	60	51.6	28	62.1	60	70.1	54	40	60	96	42	21
Output Power (dBm)	-10	-13.8	-6.8	-30	NA	-15	NA	NA	NA	-8	-10	0.7	1	-6
Phase Noise (dBc/Hz)	-89	-100.3	-94	-85	-112.9	-95	-100	-106.4	-118	-100.2	-99	-101.6	-90	-113
At delta f (MHz)	1	1	1	1	1	1	1	10	10	1	1	1	1	1
DC power (mW)	9.8	37.5	9.6	1	12	3.9	1.9	5.4	7.2	27	15	133	13	130
Process	130 nm CMOS	90 nm CMOS	90nm CMOS SOI	130nm CMOS	130nm CMOS	130nm CMOS	90 nm CMOS	65nm CMOS SOI	65nm CMOS	0.18µm CMOS	65nm CMOS	0.13um SiGe	0.13um SiGe	0.25um SiGe
Area (mm <sup>2</sup> )	0.24	0.035	0.075	0.45	0.086	NA	0.015	0.027	0.23	0.625	0.05	0.12	0.4	0.1
FOM (dB)	174.5	182.3	179.75	179.25	190.9	184.95	193	175.7	184	177.9	182	180	171	178
Architecture	Cross Coupled LC	Colpitts	Cross Coupled LC	Cross Coupled LC	Cross coupled VCO	cross- coupled LC	Slow mode wave cross- coupled	Complem. LC cross- coupled	Cross Coupled LC	Standing wave mode	LC Cross Coupled DCO	Colpitts	Single ended CE	Colpitts Ballance
Tuning Range	9.80%	8.10%	14%	2.70%	6.70%	10%	0.20%	9.55%	11.50%	20%	17%	4.80%	NA	5.00%

# Example 1: 90nm SOI CMOS 60GHz cross-coupled LC VCO



F. Ellinger, et al., IMS 2004



Area=0.3X0.25mm<sup>2</sup>

Std resistivity substrate (15Ω.cm)

Very large frequency tuning range by:

- Large varactor size (thick oxide MOS caps)
- Small transistor size

# mmW State of the art VCO Solutions



VCO features	[48]	[30]	[31]	[32]	[33]	[47]	[49]	[50]	[51]	[52]	[53]	[61]	[62]	[63]
Frequency (GHz)	56.5	77	60	51.6	28	62.1	60	70.1	54	40	60	96	42	21
Output Power (dBm)	-10	-13.8	-6.8	-30	NA	-15	NA	NA	NA	-8	-10	0.7	1	-6
Phase Noise (dBc/Hz)	-89	-100.3	-94	-85	-112.9	-95	-100	-106.4	-118	-100.2	-99	-101.6	-90	-113
At delta f (MHz)	1	1	1	1	1	1	1	10	10	1	1	1	1	1
DC power (mW)	9.8	37.5	9.6	1	12	3.9	1.9	5.4	7.2	27	15	133	13	130
Process	130 nm CMOS	90 nm CMOS	90nm CMOS SOI	130nm CMOS	130nm CMOS	130nm CMOS	90 nm CMOS	65nm CMOS SOI	65nm CMOS	0.18µm CMOS	65nm CMOS	0.13µm SiGe	0.13µm SiGe	0.25µm SiGe
Area (mm <sup>2</sup> )	0.24	0.035	0.075	0.45	0.086	NA	0.015	0.027	0.23	0.625	0.05	0.12	0.4	0.1
FOM (dB)	174.5	182.3	179.75	179.25	190.9	184.95	193	175.7	184	177.9	182	180	171	178
Architecture	Cross Coupled LC	Colpitts	Cross Coupled LC	Cross Coupled LC	Cross coupled VCO	cross- coupled LC	Slow mode wave cross- coupled	Complem. LC cross- coupled	Cross Coupled LC	Standing wave mode	LC Cross Coupled DCO	Colpitts	Single ended CE	Colpitts Ballance
Tuning Range	9.80%	8.10%	14%	2.70%	6.70%	10%	0.20%	9.55%	11.50%	20%	17%	4.80%	NA	5.00%

# Example 2: 65nm CMOS 54GHz cross-coupled LC VCO with I-MOS varactor



S. Bozzola, et al., RFIC 2008





Fig. 2. Measured C-V characteristic (continuous line) simulated C-V characteristic and Q (dotted lines) of an I-MOS varactor with 15 fingers of 1  $\mu\text{m}$  width,  $L = 0.06 \mu\text{m}$ .




Fig. 1. Cross-section of an Inversion Mode N-MOS variable capacitor.

# mmW State of the art VCO Solutions








VCO features	[48]	[30]	[31]	[32]	[33]	[47]	[49]	[50]	[51]	[52]	[53]	[61]	[62]	[63]
Frequency (GHz)	56.5	77	60	51.6	28	62.1	60	70.1	54	40	60	96	42	21
Output Power (dBm)	-10	-13.8	-6.8	-30	NA	-15	NA	NA	NA	-8	-10	0.7	1	-6
Phase Noise (dBc/Hz)	-89	-100.3	-94	-85	-112.9	-95	-100	-106.4	-118	-100.2	-99	-101.6	-90	-113
At delta f (MHz)	1	1	1	1	1	1	1	10	10	1	1	1	1	1
DC power (mW)	9.8	37.5	9.6	1	12	3.9	1.9	5.4	7.2	27	15	133	13	130
Process	130 nm CMOS	90 nm CMOS	90nm CMOS SOI	130nm CMOS	130nm CMOS	130nm CMOS	90 nm CMOS	65nm CMOS SOI	65nm CMOS	0.18µm CMOS	65nm CMOS	0.13µm SiGe	0.13µm SiGe	0.25µm SiGe
Area (mm <sup>2</sup> )	0.24	0.035	0.075	0.45	0.086	NA	0.015	0.027	0.23	0.625	0.05	0.12	0.4	0.1
FOM (dB)	174.5	182.3	179.75	179.25	190.9	184.95	193	175.7	184	177.9	182	180	171	178
Architecture	Cross Coupled LC	Colpitts	Cross Coupled LC	Cross Coupled LC	Cross coupled VCO	cross- coupled LC	Slow mode cross- coupled	Complem. LC cross- coupled	Cross Coupled LC	Standing wave mode	LC Cross Coupled DCO	Colpitts	Single ended CE	Colpitts Ballance
Tuning Range	9.80%	8.10%	14%	2.70%	6.70%	10%	0.20%	9.55%	11.50%	20%	17%	4.80%	NA	5.00%

# Example 3: 65nm CMOS 60GHz cross-coupled LC DCO



J.L Gonzalez, et al., RFIC 2009



# mmW State of the art VCO Solutions




$$FOM_{VCO} = \left( \frac{f_0}{\Delta f} \right)^2 \cdot \frac{1}{L(f) \cdot P}$$

**Bulk CMOS**

**SiGe HBT**

**SOI CMOS**



The VCO design performances in mmW mainly depends on Q factor of Varactors, 1/F noise being a criteria in narrow band:  
mmW VCO is Varactor and Architecture dependent.  
CMOS and SiGe performances are similar.

- **Designs use either NMOS or HBT devices, in a cascade of simple amplification stages (biased in class A or AB)**
  - First stage to get maximum gain ( bias at peak  $f_{max}$ )
  - Following stages to maximize linearity
- **Cascoded stages:**
  - **Pros:** higher gain, larger output impedance, flat  $I_{ds}/V_{ds}$  characteristic
- **Common source/emitter stages:**
  - **Pros:** lower supply voltage ↗ higher efficiency, better linearity
  - **Cons:** reduced reverse bias ↗ complicates the input/output matching
- **Power supply Biasing:  $\lambda/4$  RF chokes or lumped choke inductors**
- **Base biasing: sometimes uses a  $T^\circ$  compensated circuit**
- **Output:** single or differential (towards differential antenna)
- **Power handling capability:**
  - High output power level (automotive radar, Last Mile wireless): SiGe HBT choice obvious
  - Mid power level: CMOS solutions possible ↗ parallel power combining techniques

# mmW State of the art PA Solutions



$$FOM_{PA} = P_{sat} \cdot G \cdot PAE \cdot f^2$$

PA features	[45]	[46]	[39]	[40]	[21]	[22]	[41]	[42]	[54]	[55]	[56]	[57]
Frequency (GHz)	63	60	44	40	60	60	62	60	85	77	77	60
at. Out Power (dBm)	12.5	7.8	10.6	10.4	8	7	11.5	12.3	21	17.5	14.4	20
Peak PAE (%)	14	3	8	2.9	7	4	8.2	8.8	3.4	12.8	15.7	12.7
3dB BW (GHz)	4	6.7	37.2	6	7	20	4	22	24	15	NA	7
S21 (dB)	15	13.5	13.5	7	10	11.5	14.3	5.6	8	17	20	18
O1CP (dBm)	10	7	7.5	NA	5	1.5	10.5	9	NA	14.5	12	13.1
DC power (mW)	84	NA	99	300	110	125	150	90	NA	400	195	248
Area (mm <sup>2</sup> )	0.15	1.8	0.7	2.04	1.13	0.61	0.18	0.26	0.26	2.4	0.6	0.1
Technology	90nm CMOS	130nm CMOS	90nm CMOS	0.18um CMOS	90nm CMOS	65nm CMOS	90nm CMOS	90nm CMOS	0.12um SiGe	0.12um SiGe	0.12um SiGe	0.12um SiGe
FOM (W.GHz)	312.4	14.5688	39.8	2.5	15.9	10.2	120	19.5	195	2138	2563	2884
Architecture	3 stages diff transformer coupled	5 cascode stages X2 /Doherty	2 brd- band amps + 2 brd-side couplers	3 stages Cascode/ single	3 stages Cascode/ single	3 stages CS/ Single	3 stages CS+ comb.	2 stages diff transformer coupled	Broadband Combiner	4 stages CE single Combiner	3 stages Cascode CE(2x)	single stages push-pull cascode

# mmW State of the art PA Solutions







$$FOM_{PA} = P_{sat} \cdot G \cdot PAE \cdot f^2$$

PA features	[45]	[46]	[39]	[40]	[21]	[22]	[41]	[42]	[54]	[55]	[56]	[57]
Frequency (GHz)	63	60	44	40	60	60	62	60	85	77	77	60
at. Out Power (dBm)	12.5	7.8	10.6	10.4	8	7	11.5	12.3	21	17.5	14.4	20
Peak PAE (%)	14	3	8	2.9	7	4	8.2	8.8	3.4	12.8	15.7	12.7
3dB BW (GHz)	4	6.7	37.2	6	7	20	4	22	24	15	NA	7
S21 (dB)	15	13.5	13.5	7	10	11.5	14.3	5.6	8	17	20	18
O1CP (dBm)	10	7	7.5	NA	5	1.5	10.5	9	NA	14.5	12	13.1
DC power (mW)	84	NA	99	300	110	125	150	90	NA	400	195	248
Area (mm <sup>2</sup> )	0.15	1.8	0.7	2.04	1.13	0.61	0.18	0.26	0.26	2.4	0.6	0.1
Technology	90nm CMOS	130nm CMOS	90nm CMOS	0.18um CMOS	90nm CMOS	65nm CMOS	90nm CMOS	90nm CMOS	0.12um SiGe	0.12um SiGe	0.12um SiGe	0.12um SiGe
FOM (W.GHz)	312.4	14.5688	39.8	2.5	15.9	10.2	120	19.5	195	2138	2563	2884
Architecture	3 stages diff transformer coupled	5 cascode stages X2 /Doherty	2 brd- band amps + 2 brd-side couplers	3 stages Cascode/ single	3 stages Cascode/ single	3 stages CS/ Single	3 stages CS+ comb.	2 stages diff transformer coupled	Broadband Combiner	4 stages CE single Combiner	3 stages Cascode CE(2x)	single stages push-pull cascode

# Example 1: 90nm CMOS 0.7-V Operation 60-GHz CMOS PA



M. Tanomura, et al., IEEE ISSCC, Feb. 2008



Die size: 560  $\mu$ m x 280  $\mu$ m  
(without PAD area)

# mmW State of the art PA Solutions







$$FOM_{PA} = P_{sat} \cdot G \cdot PAE \cdot f^2$$

PA features	[45]	[46]	[39]	[40]	[21]	[22]	[41]	[42]	[54]	[55]	[56]	[57]
Frequency (GHz)	63	60	44	40	60	60	62	60	85	77	77	60
sat. Out Power (dBm)	12.5	7.8	10.6	10.4	8	7	11.5	12.3	21	17.5	14.4	20
Peak PAE (%)	14	3	8	2.9	7	4	8.2	8.8	3.4	12.8	15.7	12.7
3dB BW (GHz)	4	6.7	37.2	6	7	20	4	22	24	15	NA	7
S21 (dB)	15	13.5	13.5	7	10	11.5	14.3	5.6	8	17	20	18
O1CP (dBm)	10	7	7.5	NA	5	1.5	10.5	9	NA	14.5	12	13.1
DC power (mW)	84	NA	99	300	110	125	150	90	NA	400	195	248
Area (mm <sup>2</sup> )	0.15	1.8	0.7	2.04	1.13	0.61	0.18	0.26	0.26	2.4	0.6	0.1
Technology	90nm CMOS	130nm CMOS	90nm CMOS	0.18um CMOS	90nm CMOS	65nm CMOS	90nm CMOS	90nm CMOS	0.12um SiGe	0.12um SiGe	0.12um SiGe	0.12um SiGe
FOM (W.GHz)	312.4	14.5688	39.8	2.5	15.9	10.2	120	19.5	195	2138	2563	2884
Architecture	3 stages diff transformer coupled	5 cascode stages X2 /Doherty	2 brd- band amps + 2 brd-side couplers	3 stages Cascode/ single	3 stages Cascode/ single	3 stages CS / Single	3 stages CS+ comb.	2 stages diff transformer coupled	Broadband Combiner	4 stages CE single Combiner	3 stages Cascode CE(2x)	single stages push-pull cascode

# Example 2: 60GHz Transformer Coupler PA in 90nm CMOS



D. Chowdhury, et al., IEEE ISSCC, Feb. 2008



# mmW State of the art PA Solutions







$$FOM_{PA} = P_{sat} \cdot G \cdot PAE \cdot f^2$$

PA features	[45]	[46]	[39]	[40]	[21]	[22]	[41]	[42]	[54]	[55]	[56]	[57]
Frequency (GHz)	63	60	44	40	60	60	62	60	85	77	77	60
sat. Out Power (dBm)	12.5	7.8	10.6	10.4	8	7	11.5	12.3	21	17.5	14.4	20
Peak PAE (%)	14	3	8	2.9	7	4	8.2	8.8	3.4	12.8	15.7	12.7
3dB BW (GHz)	4	6.7	37.2	6	7	20	4	22	24	15	NA	7
S21 (dB)	15	13.5	13.5	7	10	11.5	14.3	5.6	8	17	20	18
O1CP (dBm)	10	7	7.5	NA	5	1.5	10.5	9	NA	14.5	12	13.1
DC power (mW)	84	NA	99	300	110	125	150	90	NA	400	195	248
Area (mm <sup>2</sup> )	0.15	1.8	0.7	2.04	1.13	0.61	0.18	0.26	0.26	2.4	0.6	0.1
Technology	90nm CMOS	130nm CMOS	90nm CMOS	0.18um CMOS	90nm CMOS	65nm CMOS	90nm CMOS	90nm CMOS	0.12um SiGe	0.12um SiGe	0.12um SiGe	0.12um SiGe
FOM (W.GHz)	312.4	14.5688	39.8	2.5	15.9	10.2	120	19.5	195	2138	2563	2884
Architecture	3 stages diff transformer coupled	5 cascode stages X2 /Doherty	2 brd- band amps + 2 brd-side couplers	3 stages Cascode/ single	3 stages Cascode/ single	3 stages CS / Single	3 stages CS+ comb.	2 stages diff transformer coupled	Broadband Combiner	4 stages CE single Combiner	3 stages Cascode CE(2x)	single stage push-pull cascode

# Example 1: 0.13 $\mu\text{m}$ SiGe:C BiCMOS 60GHz 20dBm PA with ALC



U.R. Pfeiffer, ESSCIRC 2006



# mmW State of the art PA Solutions



$$FOM_{PA} = P_{sat} \cdot G \cdot PAE \cdot f^2$$

PA features	[45]	[46]	[39]	[40]	[21]	[22]	[41]	[42]	[54]	[55]	[56]	[57]
Frequency (GHz)	63	60	44	40	60	60	62	60	85	77	77	60
at. Out Power (dBm)	12.5	7.8	10.6	10.4	8	7	11.5	12.3	21	17.5	14.4	20
Peak PAE (%)	14	3	8	2.9	7	4	8.2	8.8	3.4	12.8	15.7	12.7
3dB BW (GHz)	4	6.7	37.2	6	7	20	4	22	24	15	NA	7
S21 (dB)	15	13.5	13.5	7	10	11.5	14.3	5.6	8	17	20	18
O1CP (dBm)	10	7	7.5	NA	5	1.5	10.5	9	NA	14.5	12	13.1
DC power (mW)	84	NA	99	300	110	125	150	90	NA	400	195	248
Area (mm <sup>2</sup> )	0.15	1.8	0.7	2.04	1.13	0.61	0.18	0.26	0.26	2.4	0.6	0.1
Technology	90nm CMOS	130nm CMOS	90nm CMOS	0.18um CMOS	90nm CMOS	65nm CMOS	90nm CMOS	90nm CMOS	0.12um SiGe	0.12um SiGe	0.12um SiGe	0.12um SiGe
FOM (W.GHz)	312.4	14.5688	39.8	2.5	15.9	10.2	120	19.5	195	2138	2563	2884
Architecture	3 stages diff transformer coupled	5 cascode stages X2 /Doherty	2 brd- band amps + 2 brd-side couplers	3 stages Cascode/ single	3 stages Cascode/ single	3 stages CS / Single	3 stages CS+ comb.	2 stages diff transformer coupled	Broadband Combiner	4 stages CE single Combiner	3 stages Cascode CE(2x)	single stage push-pull cascode

# Example 2: 0.13 $\mu\text{m}$ SiGe:C BiCMOS 77GHz 4.4dBm PA



*S. Nicolson, et al., IMS 2007*







Fig. 13. PA gain over temperature.



$$FOM_{PA} = P_{sat} \cdot G \cdot PAE \cdot f^2$$

SiGe HBT

Bulk CMOS



The PA design performances in mmW mainly depends the available Power gain:






mmW PA is Technology dependent dependent.

Best SiGe FOM is one decade over Best CMOS performance.

# And ... The Package and the Antenna make the Difference...








Antenna Substrate	Antenna type	Gain, frequency	Bandwidth	Package Size	Technology	Advantages	Drawbacks
Quartz	Folded-dipole with cavity	7dBi, 60 GHz	14%	13x13mm	Flip-chip LGA	Good performance, Low-cost packaging	Critical assembly, Reliability



Ref. U.R.Pfeiffer, J.Gryzyb, D.Liu, et al., A Chip-Scale Packaging technology for 60GHz Wireless Chipsets, IEEE Transactions on MTT, Aug.2006

20 dBm PA with 7dBi antenna performs 700Mbps at 10meters in directive conditions, demonstrated at ISSCC 06 by IBM.

# Integrated mmW BGA and QFN Technology



Ref: J.Laskar & all « 60GHz CMOS 90nm Radio with Integrated signal processor » Proceeding IEEE ISSCC 08

7 dBm PA with 12 dBi antenna array performs 3Gbs at 1meter in 30° beam conditions, demonstrated at ISSCC 08.

## 18.6 A Low-Power Fully Integrated 60GHz Transceiver System with OOK Modulation and On-Board Antenna Assembly

Jri Lee, Yenlin Huang, Yentso Chen, Hsinchia Lu, Chiajung Chang

National Taiwan University, Taipei, Taiwan




Figure 18.6.5: (a) Chip and antenna assembly, (b)  $S_{11}$  and gain of the dipole antenna (equipment limited), (c) antenna pattern (E-plane).


7 dBm PA with 4 dBi antenna performs 3Gbps at 3cm in 180° beam conditions, presented at ISSCC 09.

# And ... What About the coupling effects...




## Impact of substrate noise

### Low frequency substrate noise:



### High frequency substrate noise:



Thanks to Jose-Luis Gonzalez UPC Barcelona:  
At 60GHz in the medium resistive substrate the direct mixing or harmonic mixing phenomena seems to be of very strong importance. This study is on going.

- **DON'T FORGET!**

- The Package and the Antenna could participate to the global performance up to 50%.
- The Antenna strategy will define the needed PA output power and the requirement or not of a Beam forming architecture.
- The Package will include the Circuit and the Antenna.
- mmW Substrate coupling seems to forbid robust solutions in ZIF architecture.

- The Trade Off:

- Performances Versus Cost!
- How to have a very efficient antenna in Low cost package?
- How to have low Lossy paths in Low cost package?

- Target applications for the Millimeter-wave frequency band
- Silicon technologies to address mmW complete solutions
  - Active devices on bulk and SOI technologies
  - Passive devices
- Silicon integrated solutions for mmW circuits
  - LNA mmW designs
  - Down-conversion mixers for mmW
  - Voltage controlled oscillators for mmW
  - Power amplifiers for mmW
  - mmW Assembly
- **Conclusions**

## • **STRENGTH**

- Mobile communications and wireless connectivity applications are:
  - Excellent enablers for 60GHz WLAN/WPAN applications
  - Driving force for CMOS & BiCMOS mmW Technology Platforms
- System mmW experience exists from III-V / discrete components
- University Design Know-How
- mmW VLSI integration capabilities with Si based technologies

## • **WEAKNESS**

- Low incidence of consumer-oriented projects so far (for very high volumes )
- Lack of true leadership on standards definition (national conflict of interest?)
- Industry design large scale experience in mmW has still to be acquired
- Experience in industrial robust mmW packaging solutions to be acquired
- Need to find Low Cost Solutions for mmW Antennas and Packages

## OPPORTUNITIES

- Automotive applications, at mid-term, may become:
  - Enablers for radar applications
  - Driving force for mmW BiCMOS Technology Platforms
- Si technology mmW capability is a « More than Moore » feature which opens opportunities for leadership in specific areas
- mmW-oriented VLSI CAD Design Platforms availability to come
- Emerging applications for THz integrated devices:
  - Imaging for Medical and Safety /Security Applications
  - 100Gb/s Ethernet Fiber Optics communications

## THREATS

- Economic crisis may delay mmW consumer applications ramp-up
- Competition between geographical areas for standard supremacy
- Use of leading edge 300mm fabs requires several Billions € market in CMOS approach
- BiCMOS offer is limited to few foundries which limit second sources possibilities.

- STMicroelectronics TR&D/CCDS Crolles
- Agilent R&D for Advanced Partnership
- mmW process, design, electrical characterization and modeling teams at STMicroelectronics, Crolles:
  - B. Martineau, J-L Gonzalez, N. Seller, Ch. Raynaud, F. Gianesello, A.Cathelin, JP Schoellkopf, D.Gloria, A.Chantre & All
- mmW design, electrical characterization and modeling research teams at:
  - IEMN Lille
  - CEA-LETI Grenoble
  - BWRC, Univ. of California, Berkeley
  - University of Toronto
  - UPC Barcelona

# References (I)



- B. Floyd, et al., "Silicon Tehcnology, Circuits, Packages, and Systems for 60-100 GHz", RFIC 2007 WSN Workshop: "Millimeter-wave/Quasi - Millimeter-Wave Highly-Integrated Circuits", Honolulu, June 2007
- C.S.Park, " SoP Integration of 60GHz Radio", RFIC 2007 WSN Workshop: "Millimeter-wave/Quasi - Millimeter-Wave Highly-Integrated Circuits", Honolulu, June 2007
- P. Chevalier, "STMicroelectronics Foundry Services for mmW Frequencies", ESSCIRC2006 Wireless Communications Workshop: "1Gbit/s+ wireless communications at 60GHz and beyond", Montreux, Sept. 2006
- P. Chevalier, et al., "Advanced SiGe BiCMOS and CMOS platforms for Optical and Millimeter-Wave Integrated Circuits", IEEE CSICS 2006
- B. Heydari, et al., "Low Power mm-Wave Components up to 104 GHz in 90nm CMOS", ISSCC2007, San Francisco, Feb. 2007
- B. Martineau, et al., "80 GHz Low Noise Amplifiers in 65nm CMOS SOI", ESSCIRC2007, Munich, Sept. 2007
- C. Raynaud et al., "Is SOI CMOS a promising Technology for SOCs in High Frequency range?", in Proc. 207<sup>th</sup> ECS, 2005, pp. 331-344.
- T.O. Dickson, et al., "The Invariance of Characteristic Current Densities in Nanoscale MOSFETs and Its Impact on Algorithmic Design Methodologies and Design Porting of Si(Ge) (Bi)CMOS High-Speed Building Blocks", IEEE JSSC, vol. 41, No. 8, Aug. 2006
- P. Chevalier, et al., "High-Speed SiGe BiCMOS Technologies: 120-nm Status and End-of-Roadmap Challenges", 7th Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF07), Long Beach, Jan. 2007
0. F. Ganesello, et al., "65nm HR SOI CMOS Technology: emergence of Millimeter-Wave SoC" RFIC2007 Honolulu, June 2007

11. N. Seller, et al., "A 10GHz Distributed Voltage Controlled Oscillator for WLAN Application in a VLSI 65nm CMOS Process", RFIC2007, Honolulu, June 2007
12. [http://eesof.tm.agilent.com/products/momentum\\_main.html](http://eesof.tm.agilent.com/products/momentum_main.html)
13. <http://www.ansoft.com/products/hf/hfss/>
14. M.A.T. Sanduleanu, "60 GHz Integrated Circuits and Wireless Systems", ESSCIRC2006 Wireless Communications Workshop: "1Gbit/s+ wireless communications at 60GHz and beyond", Montreux, Sept. 2006
15. S.Pellerano et al., "A 64GHz 6.5dB NF 15.5dB Gain LNA in 90nm CMOS", IEEE ESSCIRC2007, Munich, September 2007
16. Mikko Varonen et al, "V-band Balanced Resistive Mixer in 65-nm CMOS" IEEE ESSCIRC2007, Munich, September 2007
17. T. Yao, et al., "Algorithmic Design of CMOS LNAs and Pas for 60-GHz Radio", IEEE Journal of Solid-State Circuits, Vol. 42, No. 5, May 2007
18. Ch. Weyers, et al., "A 22.3dB Voltage Gain 6.1dB NF 60GHz LNA in 65nm CMOS with Differential Output ", IEEE ISSCC, San Francisco, February 2008
19. F. Ellinger, "26-42 GHz SOI CMOS low noise amplifier," JSSC, March 2004, Pages: 522- 528
20. E. Laskin, et al., "80/160-GHz Transceiver and 140-GHz Amplifier in SiGe Technology ", RFIC2007, Honolulu, June 2007

21. M.A.T. Sanduleanu et al., "A Millimeter-Wave Power Amplifier with 25dB Power Gain and +8dBm Saturated Output Power", IEEE ESSCIRC2007, Munich, September 2007
22. M.Varonen, et al., "Millimeter-Wave Amplifiers in 65-nm CMOS", IEEE ESSCIRC2007, Munich, September 2007
23. S. Emami, et al., "A 60-GHz Down-Converting CMOS Single-Gate Mixer", RFIC2005, Long Beach, 2005
24. B.M. Motlagh, et al., "Fully Integrated 60-GHz Single-Ended Resistive Mixer in 90-nm CMOS Technology", IEEE Microwave and Wireless Components Letters, Vol.16, No. 1, Jan. 2006
25. M. Bao, et al., "A 9-31 GHz Subharmonic Passive Mixer in 90-nm CMOS Technology", IEEE Journal of Solid State Circuits, Vol. 41, No. 10, Oct. 2006
26. F. Ellinger, "26.5-30-GHz Resistive Mixer in 90-nm VLSI SOI CMOS Technology with High Linearity for WLAN", IEEE Transactions on Microwave Theory and Tehcniques, Vol. 53, No. 8, Aug. 2005
27. X. Guan et al., "A 24-GHz CMOS Front-End", IEEE Journal of Solid State Circuits, Vol. 39, No. 2, Feb. 2004
28. C. Cao, et al., "CMOS Millimeter-Wave Frequency Sources", RFIC 2007 WSN Workshop: "Millimeter-wave/Quasi - Millimeter-Wave Highly-Integrated Circuits", Honolulu, June 2007
29. S.T. Nicolson, et al, " Design and Scaling of SiGe BiCMOS VCOs Above 100GHz", IEEE BCTM 2006
30. K.W. Tang, et al, " Frequency Scaling and Topology Comparison of Millimeter-wave CMOS VCOs", IEEE CSICS 2006

31. F. Ellinger, et al, "60GHz VCO with Wideband Tuning Range Fabricated on VLSI SOI CMOS Technology", 2004 IEEE MTT-S Digest, IMS 2004
32. M. Tiebout, et al., " A 1V 51GHz Fully-Integrated VCO in 0.12 $\mu$ m CMOS", IEEE ISSCC 2002, San Francisco, Feb. 2002
33. Y. Wachi, et al., "A 28GHz Low-Phase-Noise CMOS VCO Using an Amplitude-Redistribution Technique", IEEE ISSCC 2008, San Francisco, Feb 2008
34. E. Afshari, et al, "Electrical funnel: A broadband signal combining method," IEEE International Solid-State Circuits Conference, pp. 206–207, Feb. 2006.
35. A. Komijani, et al, "A Wideband 77-GHz, 17.5-dBm Fully Integrated Power Amplifier in Silicon", IEEE Journal of Solid State Circuits, Vol. 41, No. 8, Aug. 2006
36. S.T. Nicolson, et al, " A Low-Voltage 77-GHz Automotive Radar Chipset", 2007 IEEE MTT-S Digest, IMS 2007
37. Ullrich R. Pfeiffer, "A 20dBm Fully-Integrated 60GHz SiGe Power Amplifier with Automatic Level Control", IEEE 2006 ESSCIRC, Montreux, Sept. 2006
38. C.H. Doan, "Millimeter-Wave CMOS Design", IEEE Journal of Solid State Circuits, Vol. 40, No. 1, Jan. 2005
39. J-H Tsai, et al., " A 90-nm CMOS Broadband and Miniature Q-band Balanced Medium Power Amplifier", RFIC2007, Honolulu, June 2007
40. H. Shigematsu, et al., "Millimeterwave CMOS circuit design," IEEE Trans. Microw. Theory Tech., vol. 53, no. 2, pp.472-477, Feb. 2005.

41. M. Tanomura, et al., "TX and RX Front-Ends for 60GHz Band in 90nm Standard Bulk CMOS", IEEE ISSCC 2008, San Francisco, Feb 2008
42. D. Chowdhury, et al., " A 60GHz 1V +12.3dBm Transformer-Coupled Wideband PA in 90nm CMOS ", IEEE ISSCC 2008, San Francisco, Feb 2008
43. T. Suzuki, et al., " 60 and 77GHz Power Amplifiers in Standard 90nm CMOS", IEEE ISSCC 2008, San Francisco, Feb 2008
44. E. Cohen, et al., "An ultra low power LNA with 15dB gain and 4.4dB NF in 90nm CMOS process for 60GHz phase array radio ", IEEE RFIC 2008, Atlanta, June 2008
45. T. LaRocca, et al., "60GHz CMOS Differential and Transformer-Coupled Power Amplifier for Compact Design ", IEEE RFIC 2008, Atlanta, June 2008
46. B. Wicks, et al., "A 60GHz Fully-Integrated Doherty Power Amplifier Based on 0.13 $\mu$ m CMOS Process", IEEE RFIC 2008, Atlanta, June 2008
47. J. Borremans et al., "VCO design for 60Ghz applications using differential shielded inductors in 0.13 $\mu$ m CMOS", IEEE RFIC 2008, Atlanta, June 2008
48. C. Cao and K. K. O, "Millimeter-wave voltage-controlled oscillators in 0.13- $\mu$ m technology," IEEE J. Solid-State Circuits, vol. 41, no. 6, pp. 1297–1304, Jun. 2006.
49. D. Huang, W. Hant, N.-Y.Wang, T. W. Ku, Q. Gu, R.Wong, and M.-C. F. Chang, "A 60 GHz CMOS VCO using on-chip resonator with embedded artificial dielectric for size, loss and noise reduction," in IEEE Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, 2006, pp. 314–315

50. D. D. Kim, J. Kim, J. Plouchart, C. Cho, W. Li, D. Lim, R. Trzcinski, M. Kumar, C. Norris and D. Ahlgren, "A 70GHz Manufacturable Complementary LC-VCO with 6.14GHz Tuning Range in 65nm SOI CMOS", IEEE ISSCC Dig. Tech. Papers, pp. 540-541, February 2007.
51. S. Bozzola, D. Guermandi, A. Manzanti, F. Svelto, "An 11.5% frequency tuning, -184 dBc/Hz noise FOM 54 GHz VCO, IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2008, pp. 657-660.
52. J-C Chien and L-H Lu, "Design of Wide-Tuning-Range Millimeter Wave CMOS VCO With a Standing-Wave Architecture", IEEE Journal of Solid-State Circuits, vol. 42, no 9, pp. 1942-1952, September 2007.
53. José Luis González Jiménez et al. "A 56GHz LC-Tank VCO with 17% Tuning Range in 65nm Bulk CMOS for Wireless HDMI Applications" RFIC2009, Boston, June 09
54. E. Afshari, et al, "Electrical funnel: A broadband signal combining method," IEEE International Solid-State Circuits Conference, pp. 206–207, Feb. 2006
55. A. Komijani, et al, "A Wideband 77-GHz, 17.5-dBm Fully Integrated Power Amplifier in Silicon", IEEE Journal of Solid State Circuits, Vol. 41, No. 8, Aug. 2006
56. S.T. Nicolson, et al, " A Low-Voltage 77-GHz Automotive Radar Chipset", 2007 IEEE MTT-S Digest, IMS 2007
57. Ullrich R. Pfeiffer, "A 20dBm Fully-Integrated 60GHz SiGe Power Amplifier with Automatic Level Control", IEEE 2006 ESSCIRC, Montreux, Sept. 2006
58. B. Floyd et al., "SiGe Bipolar Transceiver Circuits Operating at 60GHz ," IEEE Journal of Solid-State Circuits, pp. 156-167, Jan. 2005
59. J. Alvarado, et al., "60-GHz LNA using a Hybrid Transmission Line and Conductive Path to Ground Technique in Silicon", RFIC2007, Honolulu, June 2007
60. E. Laskin, et al., "80/160-GHz Transceiver and 140-GHz Amplifier in SiGe Technology ", RFIC2007, Honolulu, June 2007
61. S.T. Nicolson, et al, " Design and Scaling of SiGe BiCMOS VCOs Above 100GHz", IEEE BCTM 2006
62. S. Pruvost, et al., "A 40GHz Superheterodyne Receiver Integrated in 0.13 $\mu$ m BiCMOS SiGe:C HBT Technology", BCTM 2005
63. M. Bao, et al., "A 21.5/43 GHz Dual-Frequency Balanced Colpitts VCO in SiGe Technology", IEEE Journal of Solid State Circuits, Vol. 39, No. 8, Aug. 2004